



LAMPIRAN

Lampiran 1




Gambar 1. Foto Hasil Percobaan Alat dengan Beban Lampu.




Gambar 2. Foto Desain Alat Pengubah Tegangan DC ke AC

Lampiran 2



Title		
Size	Number	Revision
B		
Date:	19-Sep-2000	Sheet of
File:	D:\DATASMAR\INVERTER.SCH	Drawn By:

Lampiran 3



Title	Number	Version
Size		
B		
Date	11-May-2000	Sheet of
File	DODATAVALARSGD02.RCH	Domestic



MOTOROLA


Lampiran 4

SN54/74LS73A

DESCRIPTION — The-SNS4LS/74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

**DUAL JK-NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY**


LOGIC SYMBOL



V_{CC} = Pin 4
GND = Pin 11

J Suffix -- Case 632-08 (Ceramic)
N Suffix -- Case 646-06 (Plastic)

LOGIC DIAGRAM (Each Flip-Flop)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA
		74	0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current	J, K Clear Clock		20 60 80	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		J, K Clear Clock		0.1 0.3 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current	J, K Clear, Clock		-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-20	-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			6.0	mA	V _{CC} = MAX

FAST AND LS TTL DATA

MODE SELECT - TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	\bar{C}_D	J	X	Q	\bar{Q}
Reset (Clear)	L	X	X	L	H
Toggle	H	h	h	—	q
Load "0" (Reset)	H	I	h	L	H
Load "1" (Set)	H	h	I	H	L
Hold	H	I	I	q	—

H, h = HIGH Voltage Level

L, I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER				MIN	TYP	MAX	UNIT
		MIN	TYP	MAX				
V _{CC}	Supply Voltage	54	4.5	5.0	4.5	5.0	5.5	V
		74	4.75	5.0	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	54	25	125	°C
		74	0	70	74	25	70	
I _{OH}	Output Current — High	54	54	74	—	—	-0.4	mA
I _{OL}	Output Current — Low	54	54	74	—	—	4.0	mA
							8.0	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
		MIN	TYP	MAX		Fig. 1	Fig. 1	V _{CC} = 5.0 V
f _{MAX}	Maximum Clock Frequency	30	45	—	MHz	Fig. 1	Fig. 1	C _L = 15 pF
t _{PLH}	Propagation Delay, Clock to Output	—	15	20	ns	Fig. 1	Fig. 1	—
t _{PHL}	—	—	15	20	ns	—	—	—


AC SETUP REQUIREMENTS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
		MIN	TYP	MAX		Fig. 1	Fig. 2	V _{CC} = 5.0 V
t _W	Clock Pulse Width High	20	—	—	ns	Fig. 1	Fig. 2	—
t _W	Clear Pulse Width	25	—	—	ns	Fig. 2	Fig. 1	—
t _s	Setup Time	20	—	—	ns	Fig. 1	Fig. 2	—
t _h	Hold Time	0	—	—	ns	Fig. 2	Fig. 1	—

FAST AND LS TTL DATA


AC WAVEFORMS

Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS



FAST AND LS TTL DATA



MOTOROLA


SN54/74LS74A

DESCRIPTION - The SN54LS/74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and \bar{Q} outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.


**DUAL D-TYPE POSITIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY**

LOGIC SYMBOL



J Suffix — Case 632-08 (Ceramic)
N Suffix — Case 646-06 (Plastic)

**LOGIC DIAGRAM
(EACH FLIP-FLOP)**



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
VIL	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
VOH	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = VIH or VIL per Truth Table
		74	2.7	3.5	V	
VOL	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA
		74	0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input High Current Data, Clock Set, Clear			20 40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current Data, Clock Set, Clear			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			8.0	mA	V _{CC} = MAX

FAST AND LS TTL DATA

MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	S_D	\bar{C}_D	D	Q	\bar{Q}
Set	L	H	X	H	L
Reset (Clear)	H	L	X	L	H
*Undetermined	L	L	X	H	H
Load "1" (Set)	H	H	h	H	L
Load "0" (Reset)	H	H	i	L	H

*Both outputs will be HIGH while both S_D AND \bar{C}_D are LOW, but the output states are unpredictable if S_D and \bar{C}_D go HIGH simultaneously. If the levels at the set and clear are near V_{IL} maximum then we cannot guarantee to meet the minimum level for V_{OH} .

H, h = HIGH Voltage Level

L, l = LOW Voltage Level

X = Don't Care

i, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER				MIN	TYP	MAX	UNIT
		MIN	TYP	MAX				
V_{CC}	Supply Voltage	54	4.5	5.0	54	4.75	5.0	5.5
		74			74			5.25
T_A	Operating Ambient Temperature Range	54	-55	25	54	0	25	125
		74			74			70
I_{OH}	Output Current — High	54, 74						-0.4
I_{OL}	Output Current — Low	54			54			4.0
		74			74			8.0

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX		Fig. 1	Fig. 1
f_{MAX}	Maximum Clock Frequency	25	33		MHz		$V_{CC} = 5.0\text{ V}$
t_{PLH}	Clock, Clear, Set to Output		13	25	ns		$C_L = 15\text{ pF}$
t_{PHL}			25	40	ns		


AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX		Fig. 1	Fig. 2
$t_{W(H)}$	Clock	25			ns	Fig. 1	
$t_{W(L)}$	Clear, Set	25			ns	Fig. 2	
t_s	Data Setup Time — HIGH	20			ns	Fig. 1	
	LOW	20			ns		
t_h	Hold Time	50			ns	Fig. 1	

FAST AND LS TTL DATA


AC WAVEFORMS

**Fig. 1 CLOCK TO OUTPUT DELAYS,
DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH**



*The shaded areas indicate when the input is permitted to change for predictable output performance.

**Fig. 2 SET AND CLEAR TO OUTPUT DELAYS,
SET AND CLEAR PULSE WIDTHS**



BIODATA

BIODATA



Nama Lengkap	: AMAR DIYANTO
Nrp	: 94.7.003.31073.06070
Tempat, Tanggal Lahir	: Surabaya, 24 Maret 1974
Agama	: Islam
Alamat Rumah	: Dupak Masigit IX / 35 Surabaya

Riwayat Pendidikan :

- SDN Kemayoran I Surabaya, lulus tahun 1987
- SMP Kemala Bhayangkari Surabaya, lulus tahun 1990
- STM Negeri 2 Surabaya, lulus tahun 1993
- Universitas Katolik Widya Mandala Fakultas Teknik Jurusan Teknik Elektro, Surabaya, angkatan 1994.