# LAMPIRAN

### Lampiran A

Kata - kata yang direkam dan diputar kembali pada ISD 2560 yaitu :

- 1. Nol
- 2. Satu
- 3. Dua
- 4. Tiga
- 5. Empat
- 6. Lima
- 7. Enam
- 8. Tujuh
- 9. Delapan
- 10. Sembilan
- 11. Alat ukur tinggi badan manusia Portable
- 12. Tinggi badan anda
- 13. Error
- 14. Centimeter
- 15. Kurang tinggi

#### LAMPIRAN B

#### LISTING PROGRAM BAHASA ASSEMBLY

;---- Dewi Sutanti Karyadi 5103003002 -----;p0 Data lcd ;p2.0 RS ;p2.1 R/W ;p2.2 E ;p1.0 CE ;p1.1 PD ;p1.2 EOM ;p1.3 M0 ;p2.6 Ref saklar ;p2.7 Input saklar ;p3.0 Input sensor ;p3.2 Select sensor 1 ;p3.3 Select sensor 2 org Oh ;----- Penyimpanan Data 30H-7FH -----;----- delay -----;---15ms--delay1 equ 30h delay2 equ 31h ;---15ms end---;---isd---delayisd 1 equ 33h delayisd 2 equ 34h ;---isd end---;---- delay end -----;----- data sensor -----;----- data sensor 1 ----sens 1 a equ 40h sens\_1\_b equ 41h sens 1 c equ 42h hasil ukur sensl egu 43h sens\_1\_2\_a equ 50h sens 1 2 b equ 51h sens\_1\_2\_c equ 52h ;----- data sensor 1 end -----;----- data sensor 2 ----sens 2 a equ 44h sens 2 b equ 45h sens\_2\_c equ 46h hasil ukur sens2 equ 47h sens 2 2 a equ 55h sens 2 2 b equ 56h sens\_2\_2\_c equ 57h ;----- data sensor 2 end -----

hasil pengurangan egu 4ah inch cm equ 4bh final\_a equ 4ch final b equ 4dh final c equ 4eh ;----- data sensor end -----;----- data ISD ----ce equ p1.0 pd equ pl.1 eom equ p1.2 m0 equ p1.3 lewat equ 70h ;----- data ISD end -----;---- Penyimpanan Data 30H-7FH end -----;----- Init LCD -----mov a,#38h acall init lcd acall delay mov a,#Och acall init lcd acall delay mov a,#01h acall init\_lcd acall delay mov a,#06h acall init lcd acall delay ;----- Init LCD end ------;----- Program utama -----mulai: clr m0 ;nonaktifkan MO ;mengkondisikan CE agar *standby* setb ce ;reset ISD clr pd clr p3.3 ;mematikan sensor 2 clr p2.6 ;referensi tombol start
setb p2.7 ;mengkondisikan tombol start menjadi High acall tulis intro ;menampilkan intro pada LCD acall intro ;menampilkan intro pada ISD ulang dr error: acall tulis tombol start ;menampilkan "Tekan..." pada LCD tunggu start: jb p2.7,tunggu start ;tunggu tombol start di tekan jmp sensor ;mengukur sensor ketika tombol start ditekan lanjutan stlh ada hsl: acall tulis tinggi anda ;menulis "Tinggi anda ..." pada LCD mov a,#0c9h acall init\_lcd acall delay acall hasil ke lcd ;menulis hasil pengukuran tinggi ke LCD ;menulis "cm" pd LCD acall tulis cm acall tinggi bdn\_anda ;menampilkan "Tinggi bdn..." pd ISD

acall hasil ke isd ;menampilkan hasil pengukuran pd ISD acall sentimeter ;menampilkan "Sentimeter" pd ISD jmp ulang dr\_error ;----- Program utama end -----;----- Sensor ----sensor: ;timer 1 mode 2 mov tmod, #20h mov th1,#-3 ;baud rate 9600bps mov scon, #50h ;8 bit,1 stop bit setb tr1 setb p3.2 ;aktifkan sensor 1 clr p3.3 ;nonaktifkan sensor 2 acall delay ;acall delay data sensor1: clr ri jnb ri,\$ mov a, sbuf cjne a, #'R', data sensor1 ; deteksi huruf "R" clr ri jnb ri,\$ mov sens\_1\_a, sbuf ;mengambil angka pertama clr ri jnb ri,\$ mov sens\_1\_b,sbuf ;mengambil angka kedua clr ri jnb ri,\$ mov sens 1 c, sbuf ;mengambil angka ketiga clr ri ;---- Tambahan sensor 1 ----tunggu sensor1 2: clr ri jnb ri,\$ mov a, sbuf cjne a, #'R', tunggu\_sensor1\_2 ;deteksi huruf "R" clr ri jnb ri,\$ mov sens 1 2\_a, sbuf ;mengambil angka pertama clr ri jnb ri,\$ mov sens\_1\_2\_b, sbuf ;mengambil angka kedua clr ri jnb ri,\$ mov sens 1 2 c, sbuf ;mengambil angka ketiga clr ri ;---- Tambahan sensor 1 end -----;ascii\_to\_hex\_sens1 ;mengubah angka kel menjadi heksa anl sens 1 a,#0fh mov a, sens 1\_a mov b, #100 mul ab ;mengubah angka kel menjadi ratusan mov sens 1 a,a

;mengubah angka ke2 menjadi heksa anl sens 1 b,#0fh mov a, sens\_1\_b mov b,#10 ;mengubah angka ke2 menjadi puluhan mul ab mov sens\_1\_b,a anl sens 1 c,#0fh ;mengubah angka ke3 menjadi heksa mov a, sens 1 a add a, sens\_1\_b ;menjumlah ratusan, puluhan, dan satuan add a, sens 1 c mov hasil\_ukur\_sensl,a ;ascii\_to\_hex\_sens1\_2 anl sens 1 2\_a,#0fh ;mengubah angka kel menjadi heksa mov a, sens 1\_2\_a mov b,#100 mul ab ;mengubah angka kel menjadi ratusan mov sens\_1\_2\_a,a
anl sens\_1\_2\_b,#0fh ;mengubah angka ke2 menjadi heksa mov a, sens 1 2 b mov b,#10 mul ab ;mengubah angka ke2 menjadi puluhan mov sens\_1\_2\_b,a anl sens\_1\_2\_c,#0fh ;mengubah angka ke3 menjadi heksa mov a,sens\_1\_2\_a add a, sens 1 2 b add a, sens 1 2 c ;menjumlah ratusan, puluhan, dan satuan cjne a,hasil\_ukur sens1,ke\_data\_sensor1 jmp lanjut data sensor1 ;menunggu data sampai stabil ke data sensor1: jmp data sensorl lanjut data sensor1: cjne a, #7, sens1 hex ulang ; jarak min sensor diatas kepala 17,5cm sens1\_hex\_ulang: jnc cek 30 acall tulis kurang dr 15cm acall kurang dr 15cm jmp ulang dr error cek 30: cjne a,#30,sens1 hex ulang 2 ;jarak sensor diatas kepala <75cm sens1 hex ulang 2: jc simpan sensl acall tulis\_error acall error jmp ulang\_dr\_error simpan sens1: mov hasil ukur sensl,a ;mengaktifkan sensor 2 setb p3.3 clr p3.2 ;mematikan sensor 1 acall delay ;acall delay data sensor2: clr ri jnb ri,\$

mov a, sbuf cjne a,#'R',data sensor2 clr ri jnb ri,\$ mov sens\_2\_a,sbuf clr ri Pengambilan data kel jnb ri,\$ Sensor 2 mov sens\_2\_b,sbuf clr ri jnb ri,\$ mov sens\_2\_c, sbuf clr ri ;----- Tambahan sensor 2 ----data sensor2 2: clr ri jnb ri,\$ mov a, sbuf cjne a,#'R',data sensor2 2 clr ri jnb ri,\$ mov sens\_2\_2\_a, sbuf Pengambilan data ke2 clr ri Sensor 2 jnb ri,\$ mov sens 2 2 b, sbuf clr ri jnb ri,\$ mov sens\_2 2\_c, sbuf clr ri ;---- Tambahan sensor 2 end ----clr p3.3 setb p3.2 ;ascii\_to\_hex\_sens2 anl sens\_2\_a,#0fh mov a, sens 2 a mov b,#100 mul ab mov sens\_2\_a,a anl sens 2 b, #0fh mov a, sens\_2\_b mov b, #10 mul ab mov sens\_2\_b,a anl sens\_2\_c,#0fh mov a, sens\_2\_a add a, sens 2 b add a, sens\_2\_c mov hasil\_ukur\_sens2,a ;ascii\_to\_hex\_sens2\_2 anl sens\_2\_2\_a,#0fh mov a, sens 2 2 a mov b,#100 mul ab mov sens\_2\_2\_a,a anl sens\_2\_2\_b,#0fh

mov a, sens\_2\_2\_b mov b,#10 mul ab mov sens 2 2 b,a anl sens 2 2 c, #0fh mov a, sens 2\_2\_a add a, sens 2 2 b add a, sens 2\_2\_c cjne a,hasil\_ukur\_sens2,ke\_data sensor2 ;menunggu data stabil jmp lanjut data sensor2 ke data sensor2: jmp data\_sensor2 lanjut data sensor2: cjne a,hasil\_ukur\_sens1,sens2 hex ulang ;jika sens1=sens2, error sens2 hex ulang: jnc lanjut\_proses acall tulis\_error acall error jmp ulang dr error lanjut proses: mov a,hasil\_ukur\_sens2 cjne a, #120, lanjut proses lg ;jarak maksimum 300cm lanjut\_proses\_lg: jc lanjut\_proses\_sekali\_lg acall tulis error acall error jmp ulang dr error lanjut\_proses\_sekali\_lg: mov a, hasil ukur sens2 subb a,hasil\_ukur\_sens1 ;jarak sens2 - jarak sens1 mov hasil\_pengurangan,a cjne a,#20,lanjut proses2 ;jarak minimum 50cm lanjut proses2: jnc sensor beres acall tulis error acall error jmp ulang\_dr\_error sensor\_beres: ;inch\_to cm mov b,#2 mul ab mov inch\_cm,a mov a, hasil pengurangan Inci ke Cm mov b, #2div ab add a, inch\_cm mov hasil\_pengurangan,a ;hex to bcd mov a, hasil pengurangan mov b,#100 div ab



acall play hasil3 ke isd: mov a, final c mov lewat,a acall play ret ;----- Tampilkan hasil ke isd end -----;----- LCD ----tulis\_intro: acall clr lcd mov a,#081h acall init lcd acall delay mov dptr,#intro\_baris1 acall tulis mov a, #0c3h acall init\_lcd acall delay mov dptr, #intro baris2 acall tulis ret tulis tombol start: acall clr lcd mov a,#082h acall init\_lcd acall delay mov dptr, #tombol start baris1 acall tulis mov a,#0c4h acall init\_lcd acall delay mov dptr, #tombol start baris2 acall tulis ret tulis mengukur: acall clr lcd mov a,#082h acall init lcd acall delay mov dptr, #mengukur acall tulis ret tulis error: acall clr lcd mov a,#084h acall init\_lcd acall delay mov dptr,#lcd\_error acall tulis ret tulis\_kurang\_dr 15cm: acall clr lcd mov a, #082h

```
acall init lcd
acall delay
mov dptr, #lcd kurang dr 15cm baris1
acall tulis
mov a,#0c4h
acall init lcd
acall delay
mov dptr,#lcd_kurang_dr_15cm_baris2
acall tulis
ret
tulis tinggi anda:
acall clr_lcd
mov a,#082h
acall init_lcd
acall delay
mov dptr, #tinggi anda baris1
acall tulis
mov a, #0c0h
acall init lcd
acall delay
mov dptr, #tinggi anda baris2
acall tulis
ret
tulis cm:
mov dptr,#tinggi_anda baris2_2
acall tulis
ret
clr lcd:
mov a,#01
acall init lcd
acall delay
ret
tulis:
ulang_tulis:
clr a
movc a,@a+dptr
acall write lcd
acall delay
inc dptr
jz selesai_tulis
sjmp ulang_tulis
selesai tulis:
ret
init_lcd:
mov p0,a
clr p2.0
clr p2.1
setb p2.2
acall delay
clr p2.2
ret
```

### LAMPIRAN C

#### PETUNJUK PENGGUNAAN

#### ALAT UKUR TINGGI BADAN MANUSIA PORTABEL

1. Hidupkan alat dengan menekan tombol 1 untuk ON/OFF.



2. Letakkan alat diatas kepala dengan tangan kedua seperti terlihat pada gambar dibawah dengan jarak antara 15 Cm - 50 Cm dari atas kepala.



3. Tekan tombol 2 untuk memulai pengukuran.

Ada beberapa kemungkinan yang akan terjadi :

- Apabila kedua sensor dapat menerima signal yang dipantulkan dari obyek dengan baik maka hasil dari pengukuran tinggi badan akan langsung tampil pada LCD dan terdengar lewat speaker.
- Apabila jarak yang diukur kedua sensor tidak sesuai maka akan tampil pada LCD dan terdengar pada speaker "error" dan "kurang tinggi".
- 4. Selesai matikan alat dengan menekan tombol 1 untuk ON/OFF.

#### Catatan :

Terjadi error atau kurang tinggi ada beberapa kemungkian seperti : "Error"

- Jarak yang diukur kedua sensor sama
- Posisi sensor tidak tepat mengenai objek yang akan diukur.
- Hasil ukuran tinggi badan kurang dari 50 Cm atau lebih dari 300 Cm.

"Kurang tinggi"

- Jarak sensor 1 ke kepala kurang dari 15 Cm - 50 Cm

### **BIODATA PENULIS**



Nama : Dewi Sutanti Karyadi NRP : 5103003002 Tempat, tanggal lahir : Makassar, 18 Oktober 1984 Agama : Katolik Alamat : Klampis Semolo Timur AB 52 Surabaya

#### **Riwayat Pendidikan :**

- Tahun 1991, Lulus SD Katolik ST Fransiskus Xaverius. Palu, Sulawesi Tengah.
- Tahun 1997, Lulus SLTP Katolik ST. Paulus Palu, Sulawesi Tengah.
- Tahun 2003, Lulus SMU Katolik ST. Hendrikus Surabaya, Jawa Timur.
- Tahun 2003 hingga buku ini ditulis, tercatat sebagai mahasiswa di Jurusan Teknik Elektro, Fakultas Teknik, Universitas Katolik Widya Mandala, Surabaya.

## The MaxSonar<sup>®</sup>-EZ1<sup>™</sup> High Performance Sonar Range Finder

The MaxSonar<sup>®</sup>-EZ1<sup>™</sup> offers very short to long-range detection and ranging, in an incredibly small package with ultra low power consumption. The MaxSonar<sup>®</sup>-EZ1<sup>™</sup> detects objects from 0-inches to 254inches (6.45-meters) and provides sonar range information from 6-inches out to 254-inches with 1-inch resolution. Objects from 0-inches to 6-inches range as 6inches. The interface output formats included are pulse width output, analog voltage output, and serial digital output.

#### Features

- Continuously variable gain for beam control and side lobe suppression
- Object detection includes zero range objects
- Single 5V supply with 2mA typical current draw
- Readings can occur up to every 50mS, (20-Hz rate)
- Free run operation can continually measure and output range information
- Triggered operation provides the range reading as desired
- All interfaces are active simultaneously
  - Serial, 0 to 5V
  - 9600Baud, 81N
  - Analog (10mV/inch)
  - Pulse width (147uS/inch)
- Learns ringdown pattern when commanded to start ranging
- Designed for protected indoor environments
- Sensor operates at 42KHz
- High output 10V PP square wave sensor drive

#### 



 Very low cost sonar ranger

approximately

actual size

- Half the size of other sensors in its class
- Sensor dead zone virtually gone
- No central blind spot
- Quality beam characteristics
- Mounting holes provided on the circuit board
- Lowest power ranger, excellent for multiple sensor or battery based systems
- Can be triggered externally or internally
- Sensor reports the range reading directly, frees up user processor
- Fast measurement cycle
- User can choose any of the three sensor outputs

#### Beam Characteristics

0.100

0.670"

Sample results for measured beam patterns are shown below on a 12-inch grid. The detection pattern is shown for;

2.54 mm

- (A) 0.25-inch diameter dowel, note the very narrow beam for close small objects,
- (B) 1-inch diameter dowel, dowel, note the long narrow detection pattern,
- (C) 3.25-inch diameter rod, note the long controlled detection pattern,
- (D) 11-inch wide board moved left to right with the board parallel to the front sensor face and the sensor stationary. The displayed beam length shows the long-

range capability of the sensor. Note: The displayed beam width of (D) is a function of the specular nature of sonar and the shape of the board (i.e. flat mirror like) and should never be confused with actual sensor beam width.



8757 East Chimney Spring Drive, Tucson AZ, 85747 USA 1821 Graydon Avenue, Brainerd, MN, 56401 USA Email: info@maxbotix.com Web:www.maxbotix.com

MaxBotix, MaxSonar & EZ1 are trademarks of MaxBotix Inc. EZ1™ • v1.0 • 10/2006 Copyright 2005 - 2006



17.0 mm K 0.610" dimensions are nominal

0.645

16.4 mm

15.5 mm

D

20 ft.

15 ft.

```
write lcd:
mov p0,a
setb p2.0
clr p2.1
setb p2.2
acall delay
clr p2.2
ret
;----- LCD end -----
;----- ISD -----
intro:
mov lewat,#0ah
acall play
ret
error:
mov lewat,#0bh
acall play
ret
sentimeter:
mov lewat, #0ch
acall play
ret
tinggi bdn anda:
mov lewat, #0dh
acall play
ret
kurang_dr_15cm:
mov lewat,#0eh
acall play
ret
play:
setb pd
acall delay_isd
clr pd
acall delay_isd
mov a, lewat
cjne a, #0h, lanjut kurangi
jmp mainkan
lanjut_kurangi:
setb m0
acall delay isd
lanjut kurangi2:
clr ce
acall delay_isd
setb ce
acall delay_isd
dec a
cjne a,#0h,lanjut_kurangi2
```

mainkan: clr m0 acall delay isd clr ce acall delay isd setb ce tunggu play: jb eom, tunggu play ret ;----- ISD End -----;----- delay ----delay: mov delay1,#75 ulang delay: mov delay2, #200 djnz delay2,\$ djnz delay1, ulang delay ret ;----- delay end -----;----- delay isd ----delay isd: mov delayisd 1, #75 ulang delay\_isd: mov delayisd 2,#100 djnz delayisd 2,\$ djnz delayisd 1, ulang delay isd ret ;----- delay isd end -----;----- Data LCD -----org 400h intro baris1: db "Dewi Sutanti K ",0 intro\_baris2: db "5103003002 ",0 tombol\_start\_baris1: db "Tekan tombol ",0 ",0 tombol start baris2: db "Start... mengukur: db "Mengukur... ",0 lcd error: db "Error !! ",0 lcd\_kurang\_dr\_15cm\_baris1: db "Kurang dari ",0 lcd kurang dr 15cm baris2: db "15 Cm ! ",0 ",0 tinggi anda baris1: db "Tinggi anda tinggi\_anda\_baris2: db " adalah ",0 ",0 tinggi anda baris2 2: db " Cm ;----- Data LCD end -----

end

### MaxSonar<sup>®</sup>-EZ1<sup>™</sup> Pin Out

- **GND** Return for the DC power supply. Must be ripple and noise free for best operation.
- +5V Requires 5VDC +/- 0.5VDC. Current capability of 3mA capacity recommended.
- TX Delivers asynchronous serial with an RS232 format, except voltages are 0-5V. The output is an ASCII capital "R", followed by three ASCII character digits representing the range in inches up to a maximum of 255, followed by a carriage return (ASCII 13). The baud rate is 9600, 8 bits, no parity, with one stop bit. Although the voltage of 0-5 V is outside the RS232 standard, most RS232 devices have sufficient margin to read 0-5V serial data. If standard voltage level RS232 is desired, invert, and connect an RS232 converter such as a MAX232.
- RX This pin is internally pulled high. The EZ1<sup>™</sup> will continually measure range and output if RX data is left unconnected or held high. If held low the EZ1<sup>™</sup> will stop ranging. Bring high for 20uS or more to command a range reading.
- AN Outputs 0 to 2.55 volts with a scaling factor of 10mV per inch. The output is buffered and corresponds to the most recent range data.
- **PW** This pin outputs a pulse width representation of range. The distance can be calculated using the scale factor of 147uS per inch.

**BW** – N.C., Reserved

### MaxSonar<sup>®</sup>-EZ1<sup>™</sup> Timing Description

### MaxSonar<sup>®</sup>-EZ1<sup>™</sup> Data Sheet, pg. 2

### MaxSonar<sup>®</sup>-EZ1<sup>™</sup> Circuit

The MaxSonar<sup>®</sup>-EZ1<sup>™</sup> sensor functions using active components consisting of an LM324, a diode array, a PIC16F676, together with a variety of passive components.



250mS after power-up, the MaxSonar<sup>®</sup>-EZ1<sup>m</sup> is ready to accept the RX command. If the RX pin is left open or held high, the sensor will first run a calibration cycle (49mS), and then it will take a range reading (49mS). Therefore, the first reading will take 100mS. Subsequent readings will take 49mS. The MaxSonar<sup>®</sup>-EZ1<sup>m</sup> checks the RX pin at the end of every cycle. Range data can be acquired once every 49mS.

Each 49mS period starts by the RX being high or open, after which the MaxSonar<sup>®</sup>-EZ1<sup>TM</sup> sends seven 42KHz waves, after which the pulse width pin (PW) is set high. When a target is detected the PW pin is pulled low. The PW pin is high for up to 37.5mS if no target is detected. During the next 4.7mS the serial data is sent. The remainder of the 49mS time is spent adjusting the analog voltage to the correct level. When a long distance is measured immediately after a short distance reading, the analog voltage may not reach the exact level within one read cycle. The MaxSonar<sup>®</sup>-EZ1<sup>TM</sup> timing is factory calibrated to one percent and in use is better than two percent.

### MaxSonar<sup>®</sup>-EZ1<sup>™</sup> General Power-Up Instruction

Each time after the MaxSonar<sup>®</sup>-EZ1<sup>M</sup> is powered up, it will calibrate during its first read cycle. The sensor uses this stored information to range a close object. It is important that objects not be close to the sensor during this calibration reading. The best sensitivity is obtained when it is clear for fourteen inches, but good results are common when clear for at least seven inches. If an object is too close during the calibration cycle, the sensor may then ignore objects at that distance.

The MaxSonar<sup>®</sup>-EZ1<sup>M</sup> does not use the calibration data to temperature compensate for range, but instead to compensate for the sensor ringdown pattern. If the temperature, humidity, or applied voltage changes during operation, the sensor may require recalibration to reacquire the ringdown pattern. If the temperature increases, the sensor is more likely to have false close readings. If the temperature decreases, the sensor is more likely to have reduced up close sensitivity. To recalibrate the MaxSonar<sup>®</sup>-EZ1<sup>M</sup>, cycle power, then command a read cycle.

Product / specifications subject to change without notice. For more info visit www.maxbotix.com/MaxSonar-EZ1\_FAQ

MaxBotix<sup>®</sup> Inc. MaxBotix, MaxSonar & EZ1 are trademarks of MaxBotix Inc. EZ1<sup>™</sup> • v1.0 • 10/2006 patent pending

8757 East Chimney Spring Drive, Tucson AZ, 85747 USA 1821 Graydon Avenue, Brainerd, MN, 56401 USA Email: info@maxbotix.com Web:www.maxbotix.com



## SINGLE-CHIP, MULTIPLE-MESSAGES, VOICE RECORD/PLAYBACK DEVICE 60-, 75-, 90-, AND 120-SECOND DURATION



### **1. GENERAL DESCRIPTION**

Winbond's ISD2500 ChipCorder<sup>®</sup> Series provide high-quality, single-chip, Record/Playback solutions for 60- to 120-second messaging applications. The CMOS devices include an on-chip oscillator, microphone preamplifier, automatic gain control, antialiasing filter, smoothing filter, speaker amplifier, and high density multi-level storage array. In addition, the ISD2500 is microcontroller compatible, allowing complex messaging and addressing to be achieved. Recordings are stored into on-chip nonvolatile memory cells, providing zero-power message storage. This unique, single-chip solution is made possible through Winbond's patented multilevel storage technology. Voice and audio signals are stored directly into memory in their natural form, providing high-quality, solid-state voice reproduction.

#### 2. FEATURES

- Easy-to-use single-chip, voice record/playback solution
- · High-quality, natural voice/audio reproduction
- Single-chip with duration of 60, 75, 90, or 120 seconds.
- · Manual switch or microcontroller compatible
- · Playback can be edge- or level-activated
- Directly cascadable for longer durations
- Automatic power-down (push-button mode)
  - Standby current 1 µA (typical)
- Zero-power message storage
  - Eliminates battery backup circuits
- Fully addressable to handle multiple messages
- 100-year message retention (typical)
- 100,000 record cycles (typical)
- On-chip clock source
- · Programmer support for play-only applications
- Single +5 volt power supply
- · Available in die form, PDIP, SOIC and TSOP packaging
- Temperature = die (0°C to +50°C) and package (0°C to +70°C)

## 

### 3. BLOCK DIAGRAM



4

## 

4. TABLE OF CONTENTS	
1. GENERAL DESCRIPTION	2
2. FEATURES	2
3. BLOCK DIAGRAM	3
4. TABLE OF CONTENTS	4
5. PIN CONFIGURATION	5
6. PIN DESCRIPTION	6
7. FUNCTIONAL DESCRIPTION	10
7.1. Detailed Description	10
7.2. Operational Modes	11
7.2.1. Operational Modes Description	12
8. TIMING DIAGRAMS	16
9. ABSOLUTE MAXIMUM RATINGS	19
9.1 Operating Conditions	
10. ELECTRICAL CHARACTERISTICS	21
10.1. Parameters For Packaged Parts	21
10.1.1. Typical Parameter Variation with Voltage and Temperature	
10.2. Parameters For Die	25
10.2.1. Typical Parameter Variation with Voltage and Temperature	
10.3. Parameters For Push-Button Mode	
11. TYPICAL APPLICATION CIRCUIT	30
12. PACKAGE DRAWING AND DIMENSIONS	35
12.1. 28-Lead 300-Mil Plastic Small Outline IC (SOIC)	35
12.2. 28-Lead 600-Mil Plastic Dual Inline Package (PDIP)	
12.3. 28-Lead 8x13.4MM Plastic Thin Small Outline Package (TSOP) Type 1	37
12.4. ISD2560/75/95/120 Product Bonding Physical Layout (Die) [1]	
14. VERSION HISTORY	41



#### 5. PIN CONFIGURATION



\* Same pinouts for ISD2575 / 2590 / 25120 products



### 6. PIN DESCRIPTION

	PIN	NO.			
PIN NAME	SOIC/ PDIP	TSOP	FUNCTION		
Ax/Mx	1-10/ 1-7	8–17/ 8–14	Address/Mode Inputs: The Address/Mode Inputs have two functions depending on the level of the two Most Significant Bits (MSB) of the address pins (A8 and A9).		
			If either or both of the two MSBs are LOW, the inputs are all interpreted as address bits and are used as the start address for the current record or playback cycle. The address pins are inputs only and do not output any internal address information during the		
			operation. Address inputs are latched by the falling edge of $\overline{CE}$ .		
			If both MSBs are HIGH, the Address/Mode inputs are interpreted as Mode bits according to the Operational Mode table on page 12. There are six operational modes (M0M6) available as indicated in the table. It is possible to use multiple operational modes simultaneously. Operational Modes are sampled on each falling		
			edge of $\overline{\text{CE}}$ , and thus Operational Modes and direct addressing are mutually exclusive.		
AUX IN	11	18	Auxiliary Input: The Auxiliary Input is multiplexed through to the		
			output amplifier and speaker output pins when $\overline{CE}$ is HIGH, P/ $\overline{R}$ is HIGH, and playback is currently not active or if the device is in playback overflow. When cascading multiple ISD2500 devices, the AUX IN pin is used to connect a playback signal from a following device to the previous output speaker drivers. For noise considerations, it is suggested that the auxiliary input not be driven when the storage array is active.		
V <sub>SSA</sub> , V <sub>SSD</sub>	13, 12	20, 19	Ground: The ISD2500 series of devices utilizes separate analog and digital ground busses. These pins should be connected separately through a low-impedance path to power supply ground.		
SP+/SP-	14/15	21/22	Speaker Outputs: All devices in the ISD2500 series include an on- chip differential speaker driver, capable of driving 50 mW into 16 $\Omega$ from AUX IN (12.2mW from memory).		
			<sup>17</sup> The speaker outputs are held at V <sub>SSA</sub> levels during record and power down. It is therefore not possible to parallel speaker outputs of multiple ISD2500 devices or the outputs of other speaker drivers.		
			<sup>p3</sup> A single-end output may be used (including a coupling capacitor between the SP pin and the speaker). These outputs may be used individually with the output signal taken from either pin. However, the use of single-end output results in a 1 to 4 reduction in its output power.		

<sup>[1]</sup> Connection of speaker outputs in parallel may cause damage to the device.
 <sup>[2]</sup> Never ground or drive an unused speaker output.

## 

	PIN NO.			
PIN NAME	SOIC/ PDIP	TSOP	FUNCTION	
OVF	22	1	<b>Overflow</b> : This signal pulses LOW at the end of memory array, indicating the device has been filled and the message has overflowed. The OVF output then follows the CE input until a PD pulse has reset the device. This pin can be used to cascade several ISD2500 devices together to increase record/olavback	
CE	23	2	durations. <b>Chip Enable</b> : The $\overline{CE}$ input pin is taken LOW to enable all playback and record operations. The address pins and playback/record pin (P/R) are latched by the falling edge of $\overline{CE}$ . $\overline{CE}$ has additional functionality in the M6 (Push-Button) Operational Mode as described in the Operational Mode section.	
PD	24	3	Power Down: When neither record nor playback operation, the PD pin should be pulled HIGH to place the part in standby mode (see $I_{SB}$ specification). When overflow ( $\overline{OVF}$ ) pulses LOW for an overflow condition, PD should be brought HIGH to reset the address pointer back to the beginning of the memory array. The PD pin has additional functionality in the M6 (Push-Button) Operation Mode as described in the Operational Mode section.	
EOM	25	4	End-Of-Message: A nonvolatile marker is automatically inserted at the end of each recorded message. It remains there until the message is recorded over. The EOM output pulses LOW for a period of $T_{EOM}$ at the end of each message. In addition, the ISD2500 series has an internal $V_{CC}$ detect circuit to maintain message integrity should $V_{CC}$ fall below 3.5V. In this case, EOM goes LOW and the device is fixed in Playback-only mode. When the device is configured in Operational Mode M6 (Push-Button Mode), this pin provides an active-HIGH signal, indicating the device is currently recording or playing. This signal can conveniently drive an LED for visual indicator of a record or playback operation in process.	



	PIN	NO.					
PIN NAME	SOIC/ PDIP	TSOP	FUNCTION				
XCLK	26	5	<b>External Clock</b> : The external clock input has an internal pull-down device. The device is configured at the factory with an internal sampling clock frequency centered to $\pm 1$ percent of specification. The frequency is then maintained to a variation of $\pm 2.25$ percent over the entire commercial temperature and operating voltage ranges. If greater precision is required, the device can be clocked through the XCLK pin as follows:				
				Part Number	Sample Rate	Required Clock	
				ISD2560	8.0 kHz	1024 kHz	
1				ISD2575	6.4 kHz	819.2 kHz	
				4SD2590	5.3 kHz	682.7 kHz	_
			ISD25120 4.0 kHz 512 kHz				
			These recommended clock rates should not be varied because the antialiasing and smoothing filters are fixed, and aliasing problems can occur if the sample rate differs from the one recommended. The duty cycle on the input clock is not critical, as the clock is immediately divided by two. If the XCLK is not used, this input must be connected to ground.				
P/R	27	6	<b>Playback/Record</b> : The $P/R$ input pin is latched by the falling edge of the CE pin. A HIGH level selects a playback cycle while a LOW level selects a record cycle. For a record cycle, the address pins provide the starting address and recording continues until PD or				
			CE is pulled HIGH or an overflow is detected (i.e. the chip is full).				
			When a record cycle is terminated by pulling PD or CE HIGH,				
			then End-Of-Message (EOM) marker is stored at the current address in memory. For a playback cycle, the address inputs				
			provide the starting address and the device will play until an EOM				
			marker is encountered. The device can continue to pass an EOM				
			marker if CE is held LOW in address mode, or in an Operational Mode. (See Operational Modes section)				



#### 7. FUNCTIONAL DESCRIPTION

#### 7.1. DETAILED DESCRIPTION

#### Speech/Sound Quality

The Winbond's ISD2500 series includes devices offered at 4.0, 5.3, 6.4, and 8.0 kHz sampling frequencies, allowing the user a choice of speech quality options. Increasing the duration within a product series decreases the sampling frequency and bandwidth, which affects the sound quality. Please refer to the ISD2560/75/90/120 Product Summary table below to compare the duration, sampling frequency and filter pass band.

The speech samples are stored directly into the on-chip nonvolatile memory without any digitization and compression associated like other solutions. Direct analog storage provides a very true, natural sounding reproduction of voice, music, tones, and sound effects not available with most solid state digital solutions.

#### Duration

To meet various system requirements, the ISD2560/75/90/120 products offer single-chip solutions at 60, 75, 90, and 120 seconds. Parts may also be cascaded together for longer durations.

Part Number	Duration (Seconds)	input Sample Rale (kHz)	Typical Filter Pass Band * (kHz)
ISD2560	60	8.0	3.4
ISD2575	75	6.4	2.7
ISD2590	90	5.3	2.3
ISD25120	120	4.0	1.7

TABLE 1: ISD2560/75/90/120 PRODUCT SUMMARY

3db roll-off point

#### **EEPROM Storage**

One of the benefits of Winbond's ChipCorder<sup>®</sup> technology is the use of on-chip nonvolatile memory, providing zero-power message storage. The message is retained for up to 100 years typically without power. In addition, the device can be re-recorded typically over 100,000 times.

#### Microcontroller Interface

In addition to its simplicity and ease of use, the ISD2500 series includes all the interfaces necessary for microcontroller-driven applications. The address and control lines can be interfaced to a microcontroller and manipulated to perform a variety of tasks, including message assembly, message concatenation, predefined fixed message segmentation, and message management.

## 

#### Programming

The ISD2500 series is also ideal for playback-only applications, where single or multiple messages are referenced through buttons, switches, or a microcontroller. Once the desired message configuration is created, duplicates can easily be generated via a gang programmer.

#### 7.2. OPERATIONAL MODES

The ISD2500 series is designed with several built-in Operational Modes that provide maximum functionality with minimum external components. These modes are described in details as below. The Operational Modes are accessed via the address pins and mapped beyond the normal message address range. When the two Most Significant Bits (MSB), A8 and A9, are HIGH, the remaining address signals are interpreted as mode bits and not as address bits. Therefore, Operational Modes and direct addressing are not compatible and cannot be used simultaneously.

There are two important considerations for using Operational Modes. First, all operations begin initially at address 0 of its memory. Later operations can begin at other address locations, depending on the Operational Mode(s) chosen. In addition, the address pointer is reset to 0 when the device is changed from record to playback, playback to record (except M6 mode), or when a Power-Down cycle is executed.

Second, Operational Modes are executed when CE goes LOW. This Operational Mode remains in effect until the next LOW-going  $\overline{CE}$  signal, at which point the current mode(s) are sampled and executed.

Mode <sup>[1]</sup>	Function	Typical Use	Jointly Compatible <sup>18</sup>
MO	Message cueing	Fast-forward through messages	M4, M5, M6
M1	Delete EOM markers	Position EOM marker at the end of the last message	M3, M4, M5, M6
M2	Not applicable	Reserved	N/A
MЗ	Looping	Continuous playback from Address 0	M1, M5, M6
M4	Consecutive addressing	Record/playback multiple consecutive messages	M0, M1, M5
M5	CE level-activated	Allows message pausing	M0, M1, M3, M4
M6	Push-button control	Simplified device interface	MO, M1, M3

#### TABLE 2: OPERATIONAL MODES

<sup>&</sup>lt;sup>[1]</sup> Besides mode pin needed to be "1", A8 and A9 pin are also required to be "1" in order to enter into the related operational mode.

<sup>&</sup>lt;sup>21</sup> Indicates additional Operational Modes which can be used simultaneously with the given mode.



#### 7.2.1. Operational Modes Description

The Operational Modes can be used in conjunction with a microcontroller, or they can be hardwired to provide the desired system operation.

#### M0 - Message Cueing

Message Cueing allows the user to skip through messages, without knowing the actual physical addresses of each message. Each  $\overline{CE}$  LOW pulse causes the internal address pointer to skip to the next message. This mode is used for playback only, and is typically used with the M4 Operational Mode.

#### M1 - Delete EOM Markers

The M1 Operational Mode allows sequentially recorded messages to be combined into a single message with only one EOM marker set at the end of the final message. When this Operational Mode is configured, messages recorded sequentially are played back as one continuous message.

#### M2 – Unused

When Operational Modes are selected, the M2 pin should be LOW.

#### M3 – Message Looping

The M3 Operational Mode allows for the automatic, continuously repeated playback of the message located at the beginning of the address space. A message can completely fill the ISD2500 device and will loop from beginning to end without OVF going LOW.

#### M4 - Consecutive Addressing

During normal operation, the address pointer will reset when a message is played through an EOM marker. The M4 Operational Mode inhibits the address pointer reset on  $\overline{EOM}$ , allowing messages to be played back consecutively.

#### M5 - CE-Level Activated

The default mode for ISD2500 devices is for  $\overline{CE}$  to be edge-activated on playback and levelactivated on record. The M5 Operational Mode causes the  $\overline{CE}$  pin to be interpreted as levelactivated as opposed to edge-activated during playback. This is especially useful for terminating playback operations using the  $\overline{CE}$  signal. In this mode,  $\overline{CE}$  LOW begins a playback cycle, at the beginning of the device memory. The playback cycle continues as long as  $\overline{CE}$  is held LOW. When  $\overline{CE}$  goes HIGH, playback will immediately end. A new  $\overline{CE}$  LOW will restart the message from the beginning unless M4 is also HIGH.

## **Unbond**

#### M6 - Push-Button Mode

The ISD2500 series contain a Push-Button Operational Mode. The Push-Button Mode is used primarily in very low-cost applications and is designed to minimize external circuitry and components, thereby reducing system cost. In order to configure the device in Push-Button Operational Mode, the two most significant address bits must be HIGH, and the M6 mode pin must also be HIGH. A device in

this mode always powers down at the end of each playback or record cycle after CE goes HIGH.

When this operational mode is implemented, three of the pins on the device have alternate functionality as described in the table below.

Pin Name	Alternate Functionality in Push-Button Mode
CE	Start/Pause Push-Button (LOW pulse-activated)
PD	Stop/Reset Push-Button (HIGH pulse-activated)
EOM	Active-HIGH Run Indicator

TABLE 3: ALTERNATE FUNCTIONALITY IN PINS

#### CE (START/PAUSE)

In Push-Button Operational Mode,  $\overline{CE}$  acts as a LOW-going pulse-activated START/PAUSE signal. If no operation is currently in progress, a LOW-going pulse on this signal will initiate a playback or record cycle according to the level on the  $P/\overline{R}$  pin. A subsequent pulse on the  $\overline{CE}$  pin, before an  $\overline{EOM}$  is reached in playback or an overflow condition occurs, will pause the current operation, and the address counter is not reset. Another  $\overline{CE}$  pulse will cause the device to continue the operation from the place where it is paused.

#### PD (STOP/RESET)

In Push-Button Operational Mode, PD acts as a HIGH-going pulse-activated STOP/RESET signal. When a playback or record cycle is in progress and a HIGH-going pulse is observed on PD, the current cycle is terminated and the address pointer is reset to address 0, the beginning of the message space.

#### EOM (RUN)

In Push-Button Operational Mode, EOM becomes an active-HIGH RUN signal which can be used to drive an LED or other external device. It is HIGH whenever a record or playback operation is in progress.

#### Recording in Push-Button Mode

1. The PD pin should be LOW, usually using a pull-down resistor.

## 

- 2. The P/R pin is taken LOW.
- 3. The CE pin is pulsed LOW. Recording starts, EOM goes HIGH to indicate an operation in progress.
- 4. When the CE pin is pulsed LOW. Recording pauses, EOM goes back LOW. The internal address pointers are not cleared, but the EOM marker is stored in memory to indicate as the message end. The P/R pin may be taken HIGH at this time. Any subsequent CE would start a playback at address 0.
- 5. The CE pin is pulsed LOW. Recording starts at the next address after the previous set  $\overline{EOM}$  marker.  $\overline{EOM}$  goes back HIGH.<sup>P3</sup>
- 6. When the recording sequences are finished, the final CE pulse LOW will end the last record cycle, leaving a set  $\overline{EOM}$  marker at the message end. Recording may also be terminated by a HIGH level on PD, which will leave a set  $\overline{EOM}$  marker.

#### Playback in Push-Button Mode

- 1. The PD pin should be LOW.
- 2. The P/R pin is taken HIGH.
- 3. The CE pin is pulsed LOW. Playback starts, EOM goes HIGH to indicate an operation in progress.
- 4. If the CE pin is pulsed LOW or an EOM marker is encountered during an operation, the part will pause. The internal address pointers are not cleared, and EOM goes back LOW. The P/R pin may be changed at this time. A subsequent record operation would not reset the address pointers and the recording would begin where playback ended.
- 5. CE is again pulsed LOW. Playback starts where it left off, with EOM going HIGH to indicate an operation in progress.
- 6. Playback continues as in steps 4 and 5 until PD is pulsed HIGH or overflow occurs.
- 7. If in overflow, pulling CE LOW will reset the address pointer and start playback from the beginning. After a PD pulse, the part is reset to address 0.

Note: Push-Button Mode can be used in conjunction with modes M0, M1, and M3.

<sup>&</sup>lt;sup>19</sup> If the M1 Operational Mode pin is also HIGH, the just previously written EOM bit is erased, and recording starts at that address.



#### **Good Audio Design Practices**

Winbond products are very high-quality single-chip voice recording and playback systems. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling be followed. See Application Information or below links for details.

Good Audio Design Practices

http://www.winbond-usa.com/products/isd\_products/chipcorder/applicationinfo/apin11.pdf

Single-Chip Board Layout Diagrams

http://www.winbond-usa.com/products/isd\_products/chipcorder/applicationinfo/apin12.pdf

## 

#### 8. TIMING DIAGRAMS



**FIGURE 1: RECORD** 



FIGURE 2: PLAYBACK

## Liectronics Corp.



FIGURE 4: PUSH-BUTTON MODE PLAYBACK

Publication Release Date: May 2003 Revision 1.0

## **Winbond**

Notes for Push-Button modes:

- 1. A9, A8, and A6 = 1 for push-button operation.
- 2. The first CE LOW pulse performs a start function.
- 3. The part will begin to play or record after a power-up delay T<sub>PUD</sub>.
- The part must have CE HIGH for a debounce period T<sub>DB</sub> before it will recognize another falling edge of CE and pause.
- 5. The second CE LOW pulse, and every even pulse thereafter, performs a Pause function.
- Again, the part must have CE HIGH for a debounce period T<sub>DB</sub> before it will recognize another falling edge of CE, which would restart an operation. In addition, the part will not do an internal power down until CE is HIGH for the T<sub>DB</sub> time.
- 7. The third CE LOW pulse, and every odd pulse thereafter, performs a Resume function.
- 8. At any time, a HIGH level on PD will stop the current function, reset the address counter, and power down the device.



#### 9. ABSOLUTE MAXIMUM RATINGS

CONDITION	VALUE
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pad	(V <sub>SS</sub> -0.3V) to (V <sub>CC</sub> +0.3V)
Voltage applied to any pad (Input current limited to $\pm 20$ mA)	(V <sub>SS</sub> -1.0V) to (V <sub>CC</sub> +1.0V)
V <sub>cc</sub> – V <sub>ss</sub>	-0.3V to +7.0V

#### TABLE 4: ABSOLUTE MAXIMUM RATINGS (DIE)

CONDITION	VALUE		
Junction temperature	150°C		
Storage temperature range	-65°C to +150°C		
Voltage applied to any pin	(V <sub>SS</sub> -0.3V) to (V <sub>CC</sub> +0.3V)		
Voltage applied to any pin (Input current limited to $\pm 20$ mA)	$(V_{ss} - 1.0V)$ to $(V_{cc} + 1.0V)$		
Lead temperature (Soldering – 10sec)	300°C		
V <sub>cc</sub> – V <sub>ss</sub>	-0.3V to +7.0V		

#### TABLE 5: ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)

Note: Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.



#### 9.1 OPERATING CONDITIONS

CONDITION	VALUE		
Commercial operating temperature range	0°C to +50°C		
Supply voltage (V <sub>cc</sub> ) <sup>[1]</sup>	+4.5V to +6.5V		
Ground voltage (V <sub>ss</sub> ) <sup>[2]</sup>	0V		

#### TABLE 6: OPERATING CONDITIONS (DIE)

#### TABLE 7: OPERATING CONDITIONS (PACKAGED PARTS)

CONDITION	VALUE
Commercial operating temperature range [3]	0°C to +70°C
Supply voltage (V <sub>cc</sub> ) <sup>[1]</sup>	+4.5V to +5.5V
Ground voltage (V <sub>SS</sub> ) <sup>121</sup>	0V

.
## **10. ELECTRICAL CHARACTERISTICS**

## **10.1. PARAMETERS FOR PACKAGED PARTS**

PARAMETER	SYMBOL	MIN <sup>IAS</sup>	TYP <sup>(1)</sup>	MAX	UNITS	CONDITIONS
Input Low Voltage	VIL			0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0			V	
Output Low Voltage	V <sub>OL</sub>			0.4	V	$I_{OL} = 4.0 \text{ mA}$
Output High Voltage	V <sub>он</sub>	V <sub>CC</sub> - 0.4			V	l <sub>oH</sub> =-10 μA
OVF Output High Voltage	V <sub>OH1</sub>	2.4			V	l <sub>OH</sub> = -1.6 mA
EOM Output High Voltage	V <sub>OH2</sub>	$V_{cc} - 1.0$	V <sub>CC</sub> - 0.8		V	I <sub>OH</sub> = -3.2 mA
$V_{cc}$ Current (Operating)	30I		25	30	mA	R <sub>EXT</sub> = ∞ <sup>[3]</sup>
V <sub>CC</sub> Current (Standby)	I <sub>SB</sub>		1	10	μA	[8]
Input Leakage Current	l <sub>iL</sub>			±1	μA	
Input Current HIGH w/Pull Down	I <sub>ILPD</sub>			130	μA	Force V <sub>cc</sub> <sup>#1</sup>
Output Load Impedance	REAT	16			Ω	Speaker Load
Preamp Input Resistance	R <sub>MIC</sub>	4	9	15	κΩ	MIC and MIC REF Pins
AUX IN Input Resistance	RAUX	5	11	20	ΚΩ	
ANA IN Input Resistance	RANAIN	2.3	3	5	ΚΩ	
Preamp Gain 1	A <sub>PRE1</sub>	21	24	26	diB	AGC = 0.0V
Preamp Gain 2	Apre2		-15	5	dB	AGC = 2.5V
AUX IN/SP+ Gain	AAUX		0.98	1.0	VN	
ANA IN to SP+/- Gain	AARP	21	23	26	ďB	
AGC Output Resistance	RAGC	2.5	5	9.5	ΚΩ	

## TABLE 8: DC PARAMETERS – Packaged Parts

Notes:

 $^{\mbox{m}}$  Typical values @ T\_A = 25° and V\_{cc} = 5.0V.

All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.

<sup>PJ</sup> V<sub>CCA</sub> and V<sub>CCD</sub> connected together.

49 XCLK pin only.



## TABLE 9: AC PARAMETERS - Packaged Parts

CHARACTERISTIC	SYMBOL	MIN	TYP <sup>(1)</sup>	MAX	UNITS	CONDITIONS
Sampling Frequency	Fs					
ISD2560			8.0		kHz	ת
ISD2575			6.4		kHz	רק
ISD2590			5.3		kHz	[7]
ISD25120			4.0		kHz	m
Filter Pass Band	F <sub>CF</sub>					
ISD2560			3.4		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD2575			2.7		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD2590			2.3		kHz	3 dB Roll-Off Point <sup>(3)[9]</sup>
ISD25120			1.7		kHz	3 dB Roll-Off Point <sup>[3][9]</sup>
Record Duration	T <sub>REC</sub>					
ISD2560		58.1	60.0	62.0	sec	Commercial Operation <sup>[7]</sup>
ISD2575		72.6	75.0	77.5	sec	Commercial Operation <sup>[7]</sup>
ISD2590		87.1	90.0	93.0	sec	Commercial Operation <sup>[7]</sup>
ISD25120		116.1	120.0	123.9	sec	Commercial Operation <sup>[7]</sup>
Playback Duration	T <sub>PLAY</sub>					
ISD2560		58.1	60.0	62.0	sec	Commercial Operation
ISD2575		72.6	75.0	77.5	sec	Commercial Operation
ISD2590		87.1	90.0	93.0	sec	Commercial Operation
ISD25120		116.1	120.0	123.9	sec	Commercial Operation
CE Pulse Width	T <sub>CE</sub>		100		nsec	
Control/Address Setup Time	T <sub>SET</sub>		300		nsec	
Control/Address Hold Time	T <sub>HOLD</sub>		0		nsec	
Power-Up Delay	T <sub>PUD</sub>					
ISD2560		24.1	25.0	27.8	msec	Commercial Operation
ISD2575		30.2	31.3	34.3	msec	Commercial Operation
ISD2590		36.2	37.5	40.8	msec	Commercial Operation
ISD25120		48.2	50.0	53.6	msec	Commercial Operation
PD Pulse Width (record)	T <sub>PDR</sub>					
ISD2560			25.0		msec	
ISD2575			31.25		msec	
ISD2590		ł	37.5		msec	
ISD25120	}		50.0		msec	



TABLE 9: AC PARAMETERS – Packaged Parts (Cont'd)									
CHARACTERISTIC	SYMBOL	MIN <sup>(2)</sup>	TYP <sup>III</sup>	MAX	UNITS	CONDITIONS			
PD Pulse Width (Play)	T <sub>PDP</sub>								
ISD2560			12.5		msec				
ISD2575			15.625		msec				
ISD2590			18.75		msec				
ISD25120			25.0		msec				
PD Pulse Width (Static)	T <sub>PDS</sub>		100		nsec	[6]			
Power Down Hold	Т <sub>РDH</sub>		0		nsec				
EOM Pulse Width ISD2560	T <sub>EOM</sub>		12.5		msec				
ISD2575 ISD2590 ISD25120			15.625 18.75 25.0		msec msec msec				
Overflow Pulse Width	T <sub>OVF</sub>		6.5		µsec				
Total Harmonic Distortion	THD		1	2	%	@ 1 kHz			
Speaker Output Power	Pour		12.2	50	mW	R <sub>EXT</sub> = 16 Ω <sup>[4]</sup>			
Voltage Across Speaker Pins	Vout			2.5	V р-р	R <sub>EXT</sub> = 600 Ω			
MIC Input Voltage	V <sub>IN1</sub>			20	mV	Peak-to-Peak <sup>®j</sup>			
ANA IN Input Voltage	V <sub>IN2</sub>			50	mV	Peak-to-Peak			
AUX input Voltage	V <sub>IN3</sub>			1.25	V	Peak-to-Peak; $R_{EXT} = 16 \Omega$			

Notes:

<sup>11</sup> Typical values @  $T_A = 25^{\circ}C$  and  $V_{cc} = 5.0V$ .

<sup>[2]</sup> All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.

<sup>31</sup> Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions)

From AUX IN; if ANA IN is driven at 50 mV p-p, the Pour = 12.2 mW, typical.

<sup>15]</sup> With 5.1 K Ω series resistor at ANA IN.

<sup>(6)</sup> T<sub>PDS</sub> is required during a static condition, typically overflow.

<sup>[7]</sup> Sampling Frequency and playback Duration can vary as much as ±2.25 percent over the commercial temperature range. For greater stability, an external clock can be utilized (see Pin Descriptions)

<sup>[8]</sup> Filter specification applies to the antialiasing filter and the smoothing filter. Therefore, from input to output, expect a 6 dB drop by nature of passing through both filters.

## 10.1.1. Typical Parameter Variation with Voltage and Temperature (Packaged Parts)





**Chart 2: Total Harmonic Distortion** 



**Chart 4: Oscillator Stability** 





#### **10.2. PARAMETERS FOR DIE**

PARAMETER	SYMBOL	MIN <sup>P2</sup>	TYP	MAX	UNITS	CONDITIONS
Input Low Voltage	VIL			0.8	V	
Input High Voltage	ViH	2.0			V	
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4.0 mA
Output High Voltage	Voн	V <sub>cc</sub> - 0.4	-		V	l <sub>oH</sub> = -10 μA
OVF Output High Voltage	V <sub>OH1</sub>	2.4			v	I <sub>OH</sub> = -1.6 mA
EOM Output High Voltage	V <sub>OH2</sub>	V <sub>cc</sub> - 1.0	V <sub>cc</sub> - 0.8		V	l <sub>oH</sub> = -3.2 mA
V <sub>cc</sub> Current (Operating)	Icc		25	30	mA	R <sub>EXT</sub> = •• <sup>[3]</sup>
V <sub>cc</sub> Current (Standby)	I <sub>SB</sub>		1	10	μA	[2]
Input Leakage Current	1 <sub>n_</sub>			±1	μA	
Input Current HIGH w/Pull Down	l <sub>ilpo</sub>			130	μA	Force V <sub>CC</sub> <sup>14</sup>
Output Load Impedance	REXT	16			Ω	Speaker Load
Preamp IN Input Resistance	R <sub>MIC</sub>	4	9	15	ΚΩ	MIC and MIC REF Pads
AUX IN Input Resistance	R <sub>AUX</sub>	5	11	20	κα	
ANA IN Input Resistance	R <sub>ANA IN</sub>	2.3	3	5	κα	
Preamp Gain 1	A <sub>PRE1</sub>	21	24	26	đB	AGC = 0.0V
Preamp Gain 2	Apre2		-15	5	đB	AGC = 2.5V
AUX IN/SP+ Gain	AAUX		0.98	1.0	V/V	
ANA IN to SP+/- Gain	AARP	21	23	26	ďB	
AGC Output Resistance	RAGC	2.5	5	9.5	KΩ	

## TABLE 10: DC PARAMETERS - Die

Notes:

<sup>17]</sup> Typical values (2)  $T_A = 25^{\circ}C$  and  $V_{cc} = 5.0V$ .

<sup>21</sup> All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.

 $^{[9]}$  -  $V_{cca}$  and  $V_{cc0}$  connected together.

M XCLK pad only.



TABLE 11: AC PARAMETERS – Die								
CHARACTERISTIC	SYMBOL	MIN <sup>23</sup>	TYP <sup>tn</sup>	MAX	UNITS	CONDITIONS		
Sampling Frequency	Fs							
ISD2560			8.0		kHz	м		
ISD2575			6.4		kHz	[7]		
ISD2590			5.3		kHz	m		
ISD25120			4.0		kHz	ក		
Filter Pass Band	F <sub>CF</sub>							
ISD2560		ļ	3.4		kHz	3 dB Roll-Off Point <sup>(3)[8]</sup>		
ISD2575			2.7		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>		
ISD2590			2.3		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>		
ISD25120			1.7		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>		
Record Duration	TREC							
ISD2560		58.1	60.0	62.0	sec	Commercial Operation <sup>[7]</sup>		
ISD2575	1	72.6	75.0	77.5	sec	Commercial Operation <sup>[7]</sup>		
ISD2590		87.1	90.0	93.0	sec	Commercial Operation <sup>[7]</sup>		
ISD25120		116.1	120.0	123.9	sec	Commercial Operation <sup>[7]</sup>		
Playback Duration	TPLAY							
ISD2560		58.1	60.0	62.0	sec	Commercial Operation <sup>[7]</sup>		
ISD2575		72.6	75.0	77.5	sec	Commercial Operation <sup>[7]</sup>		
ISD2590		87.1	90.0	93.0	sec	Commercial Operation <sup>173</sup>		
ISD25120		11 <del>6</del> .1	120.0	123.9	sec	Commercial Operation <sup>[7]</sup>		
CE Pulse Width	T <sub>CE</sub>		100		nsec			
Control/Address Setup Time	T <sub>SET</sub>		300		nsec			
Control/Address Hold Time	T <sub>HOLD</sub>		0		nsec			
Power-Up Delay	TPUD							
ISD2560		24.1	25.0	27.8	msec	Commercial Operation		
ISD2575	}	30.2	31.3	34.3	msec	Commercial Operation		
ISD2590		36.2	37.5	40.8	msec	Commercial Operation		
ISD25120		48.2	50.0	53.6	msec	Commercial Operation		
PD Pulse Width (Record)	T <sub>PDR</sub>							
ISD2560			25.0		msec			
ISD2575			31.25		msec			
ISD2590		[	37.5		msec			
ISD25120			50.0		msec			

#### Winbond Electronics Corp.

TABLE 11: AC PARAMETERS – Die (Conťd)								
CHARACTERISTIC	SYMBOL	MIN <sup>23</sup>	TYP	MAX	UNITS	CONDITIONS		
PD Pulse Width (Play)	T <sub>PDP</sub>							
ISD2560			12.5		msec			
ISD2575			15.625		msec			
ISD2590			18.75		msec			
ISD25120			25.0		msec			
PD Pulse Width (Static)	T <sub>PDS</sub>		100		nsec	[6]		
Power Down Hold	T <sub>PDH</sub>		0		nsec			
EOM Pulse Width	TEOM							
ISD2560			12.5		msec			
ISD2575			15.625		msec			
ISD2590			18.75		msec			
ISD25120			25.0		msec			
Overflow Pulse Width	T <sub>OVF</sub>		6.5		µsec			
Total Harmonic Distortion	THD		1	3	%	@ 1 kHz		
Speaker Output Power	Рол		12.2	50	m₩	R <sub>EXT</sub> = 16 Ω <sup>[4]</sup>		
Voltage Across Speaker Pins	VOUT			2.5	V p-p	R <sub>EXT</sub> = 600 Ω		
MIC Input Voltage	VINT			20	mV	Peak-to-Peak <sup>[5]</sup>		
ANA IN Input Voltage	V <sub>IN2</sub>			50	mV	Peak-to-Peak		
AUX Input Voltage	Vins			1.25	V	Peak-to-Peak; R <sub>EXT</sub> = 16 Ω		

Notes:

- <sup>11</sup> Typical values @  $T_A = 25^{\circ}C$  and  $V_{cc} = 5.0V$ .
- <sup>121</sup> All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.
- <sup>[3]</sup> Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions)
- <sup>[4]</sup> From AUX IN; if ANA IN is driven at 50 mV p-p, the Pout = 12.2 mW, typical.
- <sup>[9]</sup> With 5.1 K  $\Omega$  series resistor at ANA IN.
- <sup>16]</sup> T<sub>PDS</sub> is required during a static condition, typically overflow.
- <sup>171</sup> Sampling Frequency and playback Duration can vary as much as ±2.25 percent over the commercial temperature range. For greater stability, an external clock can be utilized (see Pin Descriptions)
- <sup>[8]</sup> Filter specification applies to the antialiasing filter and the smoothing filter. Therefore, from input to output, expect a 6 dB drop by nature of passing through both filters.



#### 10.2.1. Typical Parameter Variation with Voltage and Temperature (Die)



**Chart 6: Total Harmonic Distortion** 



**Chart 8: Oscillator Stability** 





#### **10.3. PARAMETERS FOR PUSH-BUTTON MODE**

PARAMETER	SYMBOL	MIN <sup>227</sup>	TYPM	MAX <sup>22</sup>	UNIT S	CONDITIONS
CE Pulse Width (Start/Pause)	T <sub>CE</sub>		300		nsec	
Control/Address Setup Time	T <sub>SET</sub>		300		nsec	
Power-Up Delay	T <sub>PUD</sub>					
ISD2560			25.0		msec	
ISD2575			31.25		msec	
ISD2590			37.25		msec	
ISD25120			50.0		msec	
PD Pulse Width (Stop/Restart)	T <sub>PD</sub>		300		nsec	
CE to EOM HIGH	T <sub>RUN</sub>	25		400	nsec	
CE to EOM LOW	T <sub>PAUSE</sub>	50		400	nsec	
CE HIGH Debounce	Т <sub>DB</sub>					
ISD2560		70		105	msec	
ISD2575		85		135	msec	-
ISD2590		105		160	msec	
ISD25120		135		215	msec	

#### TABLE 12: PARAMETERS FOR PUSH-BUTTON MODE

Notes:

<sup>[1]</sup> Typical values @ T<sub>A</sub> = 25°C and V<sub>cc</sub> = 5.0V.

<sup>[2]</sup> All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.

## Vinbond Electronics Corp.

## **11. TYPICAL APPLICATION CIRCUIT**



FIGURE 5: DESIGN SCHEMATIC

Note: If desired, pin 18 (PDIP package) may be left unconnected (microphone preamplifier noise will be higher). In this case, pin 18 must not be tied to any other signal or voltage. Additional design example schematics are provided below.



Control Step	Function	Action
1	Power up chip and select Record/Playback Mode	1. PD = LOW, 2. P/ $\overrightarrow{R}$ = As desired
2	Set message address for record/playback	Set addresses A0-A9
3A	Begin playback	P/R = HIGH, CE = Pulse LOW
3B	Begin record	$P/\overline{R} = LOW, \overline{CE} = LOW$
4A	End playback	Automatic
4B	End record	PD or CE = HIGH

## TABLE 13: APPLICATION EXAMPLE - BASIC DEVICE CONTROL

Part	Function	Comments
R1	Microphone power supply decoupling	Reduces power supply noise
R2	Release time constant	Sets release time for AGC
R3, R5	Microphone biasing resistors	Provides biasing for microphone operation
R4	Series limiting resistor	Reduces level to prevent distortion at higher supply voltages
R6	Series limiting resistor	Reduces level to high supply voltages
C1, C5	Microphone DC-blocking capacitor Low- frequency cutoff	Decouples microphone bias from chip. Provides single-pole low-frequency cutoff and command mode noise rejection.
C2	Attack/Release time constant	Sets attack/release time for AGC
СЗ	Low-frequency cutoff capacitor	Provides additional pole for low-frequency cutoff
C4	Microphone power supply decoupling	Reduces power supply noise
C6, C7, C8	Power supply capacitors	Filter and bypass of power supply

#### TABLE 14: APPLICATION EXAMPLE - PASSIVE COMPONENT FUNCTIONS





#### FIGURE 6: ISD2560/75/90/120 APPLICATION EXAMPLE – MICROCONTROLLER/ISD2500 INTERFACE

In this simplified block diagram of a microcontroller application, the Push-Button Mode and message cueing are used. The microcontroller is a 16-pin version with enough port pins for buttons, an LED, and the ISD2500 series device. The software can be written to use three buttons: one each for play and record, and one for message selection. Because the microcontroller is interpreting the buttons and commanding the ISD2500 device, software can be written for any function desired in a particular application.

Note: Winbond does not recommend connecting address lines directly to a microprocessor bus. Address lines should be externally latched.



FIGURE 7: ISD2560/75/90/120 APPLICATION EXAMPLE - PUSH-BUTTON

Note: Please refer to page 13 for more details.



Control Step	Function	Action
1	Select Record/Playback Mode	P/R = As desired
2A	Begin playback	P/R = HIGH, CE = Pulse LOW
2B	Begin record	P/R = LOW, CE = Pulse LOW
3	Pause record or playback	CE = Pulsed LOW
4A	End playback	Automatic at $\overline{\text{EOM}}$ marker or PD = Pulsed HIGH
4B	End record	PD = Pulsed HIGH

#### TABLE 15: APPLICATION EXAMPLE - PUSH-BUTTON CONTROL

## TABLE 16: APPLICATION EXAMPLE - PASSIVE COMPONENT FUNCTIONS

Part	Function	Comments Sets release time for AGC				
R2	Release time constant					
R4	Series limiting resistor	Reduces level to prevent distortion at higher supply voltages				
R6, R7	Pull-up and pull-down resistors	Defines static state of inputs				
C1, C4, C5	Power supply capacitors	Filters and bypass of power supply				
C2	Attack/Release time constant	Sets attack/release time for AGC				
СЗ	Low-frequency cutoff capacitor	Provides additional pole for low-frequency cutoff				

## **Unbond**

## **12. PACKAGE DRAWING AND DIMENSIONS**

## 12.1. 28-LEAD 300-MIL PLASTIC SMALL OUTLINE IC (SOIC)



		INCHES		MILLIMETERS			
	Min	Nom	Max	Min	Nom	Maax	
A	0.701	0.706	0.711	17.81	17.93	18.06	
В	0.097	0.101	0.104	2.46	2.56	2.64	
С	0.292	0.296	0.299	7.42	7.52	7.59	
D	0.005	0.009	0.0115	0.127	0.22	0.29	
E	0.014	0.016	0.019	0.35	0.41	0.48	
F		0.050			1.27		
G	0.400	0.406	0.410	10.16	10.31	10.41	
Н	0.024	0.032	0.040	0.61	0.81	1.02	

Note: Lead coplanarity to be within 0.004 inches.

## 12.2. 28-LEAD 600-MIL PLASTIC DUAL INLINE PACKAGE (PDIP)



		INCHES	_	MILLIMETERS			
	Min	Nom	Max	Min	Nom	Max	
A	1.445	1.450	1.455	36.70	36.83	36.96	
B1		0.150			3.81		
B2	0.065	0.070	0.075	1.65	1.78	1.91	
C1	0.600		0.625	15.24		15.88	
C2	0.530	0.540	0.550	13.46	13.72	13.97	
D			0.19			4.83	
D1	0.015			0.38			
E	0.125		0.135	3.18		3.43	
F	0.015	0.018	0.022	0.38	0.46	0.56	
G	0.055	0.060	0.065	1.40	1.52	1.62	
H		0.100			2.54		
J	0.008	0.010	0.012	0.20	0.25	0.30	
S	0.070	0.075	0.080	1.78	1.91	2.03	
q	0°		15°	0°		15°	

## 12.3. 28-LEAD 8x13.4MM PLASTIC THIN SMALL OUTLINE PACKAGE (TSOP) TYPE 1





#### INCHES MILLIMETERS Mie Max Min Nom Max Nom 0.520 0.535 13.20 13.40 A 0.528 13.60 B 0.461 0.465 0.469 11.70 11.80 11.90 С 0.315 8.00 0.311 0.319 7.90 8.10 D 0.002 0.006 0.05 0.15 0.007 0.009 0.011 0.17 0.22 0.27 Ε F 0.0217 0.55 G 0.037 0.039 0.041 0.95 1.05 1.00 00 3<sup>0</sup> **6**<sup>0</sup> 00 30 6<sup>0</sup> H 0.70 ł 0.020 0.022 0.028 0.50 0.55 J 0.004 0.008 0.10 0.21

#### Plastic Thin Small Outline Package (TSOP) Type 1 Dimensions

Note: Lead coplanarity to be within 0.004 inches.

## 12.4. ISD2560/75/95/120 PRODUCT BONDING PHYSICAL LAYOUT (DIE) [1]



Notes:

- <sup>11</sup> The backside of die is internally connected to V<sub>ss</sub>. It **MUST NOT** be connected to any other potential or damage may occur.
- <sup>[2]</sup> Die thickness is subject to change, please contact Winbond factory for status and availability.



## ISD2560/75/90/120 PRODUCT PAD DESIGNATIONS

(with respect to die center)

Pad	Pad Name	X Axis (µm)	Y Axis (µm)
A0	Address 0	-897.9	3135.2
A1	Address 1	-1115.4	3135.2
A2	Address 2	-1331.0	3135.2
A3	Address 3	-1544.0	3135.2
A4	Address 4	-1640.4	2888.9
A5	Address 5	-1698.2	2671.0
A6	Address 6	-1698.2	2441.5
A7	Address 7	-1731.2	-2583.2
A8	Address 8	-1731.2	-2768.4
A9	Address 9	-1731.2	-3050.8
AUX IN	Auxiliary Input	-1410.2	-3115.7
V <sub>SSD</sub>	V <sub>ss</sub> Digital Power Supply	-1112.4	-3096.5
V <sub>SSA</sub>	Vss Analog Power Supply	-408.2	-3138.9
SP+	Speaker Output +	-46.65	-3068.4
SP-	Speaker Output -	386.1	-3068.4
V <sub>CCA</sub>	V <sub>cc</sub> Analog Power Supply	746.9	-3110.8
MIC	Microphone Input	1101.2	-3146.0
MIC REF	Microphone Reference	1294.7	-3146.0
AGC	Automatic Gain Control	1666.4	-3130.3
ANA IN	Analog Input	1728.6	-2654.0
ANA OUT	Analog Output	1700.9	-2411.0
OVF	Overflow Output	1674.6	2489.5
CE	Chip Enable Input	1726.7	2824.4
PD	Power Down Input	1730.5	3094.0
EOM	End of Message	1341.2	3122.1
XCLK	No Connect (optional)	986.5	3160.7
P/R	Playback/Record	807.2	3163.4
V <sub>CCD</sub>	V <sub>cc</sub> Digital Power Supply	544.4	3159.6

## 

#### 13. ORDERING INFORMATION

#### **Product Number Descriptor Key**



When ordering ISD2560/75/90/120 products refer to the following part numbers which are supported in volume for this product series. Consult the local Winbond Sales Representative or Distributor for availability information.

Part Number	Part Number	Part Number	Part Number
ISD2560P	ISD2575P	ISD2590P	ISD25120P
ISD2560S	ISD2575S	ISD2590S	ISD25120S
ISD2560E	ISD2575E	ISD2590E	
ISD2560X	ISD2575X	ISD2590X	ISD25120X

For the latest product information, access Winbond's worldwide website at <a href="http://www.winbond-usa.com">http://www.winbond-usa.com</a>

## Vinbond Electronics Corp.

## **14. VERSION HISTORY**

VERSION	DATE	PAGE	DESCRIPTION	
0	Apr. 1998	All	Preliminary Specifications	
1.0	May 2003	Aii	Re-format the document. Update TSOP pin configuration. Revise Overflow pad designation.	

## linbond

The contents of this document are provided only as a guide for the applications of Winbond products. Winbond makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Winbond or others is granted by this publication. Except as set forth in Winbond's Standard Terms and Conditions of Sale, Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipments intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental injury could occur.

Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Winbond makes no representation or warranty that such applications shall be suitable for the use specified.

ISD® and ChipCorder® are trademarks of Winbond Electronics Corporation.

The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Winbond Reliability Report, and are neither warranted nor guaranteed by Winbond.

Information contained in this ISD<sup>®</sup> ChipCorder<sup>®</sup> data sheet supersedes all data for the ISD ChipCorder products published by ISD<sup>®</sup> prior to August, 1998.

This data sheet and any future addendum to this data sheet is(are) the complete and controlling ISD<sup>®</sup> ChipCorder<sup>®</sup> product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety.

Copyright<sup>®</sup> 2003, Winbond Electronics Corporation. All rights reserved. ISD<sup>®</sup> is a registered trademark of Winbond. ChipCorder<sup>®</sup> is a trademark of Winbond. All other trademarks are properties of their respective owners



#### Headquarters

No. 4, Creation Rd. III Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 EAX: 886-3-5665577 http://www.winbond.com.tw/

#### Taipei Office

9F. No. 480, Pueiguang Rd. Neihu District Taipei, 114 Taiwar TEL: 886-2-81777168 FAX 886-2-87153579

#### Winbond Electronics Corporation America

2727 North First Street, San Jose, CA 95134 11.5 A TEL: 1-408-9436666 FAX: 1-408-5441797 http://www.winbond-usa.com/

#### Winbond Electronics Corporation Japan

7E Daini-ueno BLDG 3-7-18 Shinyokohama Kohokuku. Yokohama 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800

#### Winbond Electronics (Shanghai) Ltd.

27F, 299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 EAX: 86-21-62356998

#### Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F. Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

## Features

- Compatible with MCS<sup>®</sup>-51 Products
- 4K Bytes of In-System Programmable (ISP) Flash Memory
   Endurance: 1000 Write/Erase Cycles
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 128 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Two 16-bit Timer/Counters
- Six Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
   Watchdog Times
- Watchdog Timer
  Dual Data Pointer
- Dual Data Point
   Power-off Flag
- Fast Programming Time
- Flexible ISP Programming (Byte and Page Mode)

## Description

The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K bytes of In-System Programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.



8-bit Microcontroller with 4K Bytes In-System Programmable Flash

## AT89S51

2487B-MICRO-12/03





## **Pin Configurations**

	PDIP	
P1.0 [ P1.1 [ P1.2 [ P1.3 [ P1.4 [ (MOSI) P1.5 [ (MISO) P1.6 [ (SCK) P1.7 [ (SCK) P1.7 [ (RXD) P3.0 [ (INT0) P3.0 [ (INT0) P3.0 [ (INT1) P3.3 [ (INT1) P3.5 [ (INT1) P3.5 [ (WR) P3.6 [ (RD) P3.7 [ XTAL2 [ XTAL2 [	PDIP 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 10 12 13 14 15 16 17 16 17 16 17 18 18 19 10 10 10 10 10 10 10 10 10 10	40 VCC 39 P0.0 (AD0) 38 P0.1 (AD1) 37 P0.2 (AD2) 36 P0.3 (AD3) 35 P0.4 (AD4) 34 P0.5 (AD5) 33 P0.6 (AD6) 32 P0.7 (AD7) 31 EAVPP 30 ALE/PROG 29 PSEN 28 P2.7 (A15) 27 P2.6 (A14) 26 P2.4 (A12) 24 P2.3 (A11) 23 P2.2 (A10) 30 P2.2 (A10) 31 P2.2 (A10) 31 P2.2 (A10) 32 P2.2 (A10) 33 P2.2 (A10) 33 P2.2 (A10) 34 P2.2 (A10) 35 P2.2 (A1
GND C	19 20	22    P2.1 (A9) 21    P2.0 (A8)





#### PDIP

1	42	P1.7 (SCK)
2	41	🛛 P1.6 (MISO)
3	40	🗅 P1.5 (MOSI)
4	39	D P1.4
5	38	🗆 P1.3
6	37	DP1.2
7	36	D P1.1
8	35	] P1.0
9	34	1 VOO
10	33	
11	32	2 P0.0 (AD0)
12	31	D P0.1 (AD1)
13	30	D P0.2 (AD2)
14	29	D P0.3 (AD3)
15	28	D P0.4 (AD4)
16	27	P0.5 (AD5)
17	26	P0.6 (AD6)
18	25	D P0.7 (AD7)
19	24	
20	23	ALE/PROG
21	22	PSEN
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	1     42       2     41       3     40       4     39       5     38       6     37       7     36       8     35       9     34       10     33       11     32       12     31       13     30       14     29       15     28       16     27       17     26       18     25       19     24       20     23       21     22

2

## **Block Diagram**





## **Pin Description**

- VCC Supply voltage (all packages except 42-PDIP).
- GND Ground (all packages except 42-PDIP; for 42-PDIP GND connects only the logic core and the embedded program memory).
- VDD Supply voltage for the 42-PDIP which connects only the logic core and the embedded program memory.

## PWRVDD Supply voltage for the 42-PDIP which connects only the I/O Pad Drivers. The application board MUST connect both VDD and PWRVDD to the board supply voltage.

- PWRGND
   Ground for the 42-PDIP which connects only the I/O Pad Drivers. PWRGND and GND are weakly connected through the common silicon substrate, but not through any metal link. The application board MUST connect both GND and PWRGND to the board ground.
- Port 0 Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pull-ups are required during program verification.

Port 1 Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I<sub>R</sub>) because of the internal pull-ups.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions
P1.5	MOSI (used for In-System Programming)
P1.6	MISO (used for In-System Programming)
P1.7	SCK (used for In-System Programming)

Port 2

Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current ( $I_{\rm IL}$ ) because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

AT89S51

## Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I<sub>IL</sub>) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89S51, as shown in the following table.

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

RST Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

ALE/PROG Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

**PSEN** Program Store Enable (PSEN) is the read strobe to external program memory.

When the AT89S51 is executing code from external program memory, **PSEN** is activated twice each machine cycle, except that two **PSEN** activations are skipped during each access to external data memory.

EA/VPP External Access Enable. EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, EA will be internally latched on reset.

EA should be strapped to V<sub>CC</sub> for internal program executions.

This pin also receives the 12-volt programming enable voltage ( $V_{PP}$ ) during Flash programming.

- XTAL1 Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
- XTAL2 Output from the inverting oscillator amplifier



Port 3



# SpecialA map of the on-chip memory area called the Special Function Register (SFR) space is shown<br/>in Table 1.FunctionNote that not all of the addresses are occupied, and unoccupied addresses may not be imple-<br/>mented on the chip. Read accesses to these addresses will in general return random data,<br/>and write accesses will have an indeterminate effect.

0F8H									0FFH
0F0H	B 00000000								0F7H
0E8H									0EFH
0E0H	ACC 00000000								0E7H
0D8H									0DFH
0D0H	PSW 00000000								0D7H
0C8H									0CFH
0C0H				-					0С7Н
0B8H	IP XX000000								0BFH
овон	P3 11111111								0B7H
0A8H	IE 0X000000								0AFH
ОАОН	P2 11111111		AUXR1 XXXXXXX0				WDTRST XXXXXXXX		0A7H
98H	SCON 00000000	SBUF XXXXXXXX							9FH
90H	P1 11111111								97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0		8FH
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000		PCON 0XXX0000	87H

Table 1. AT89S51 SFR Map and Reset Values

6

AT89S51 =

AT89S51

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the five interrupt sources in the IP register.

AUXR	A	ddress	= 8EH				Reset	value = XXX00XX0B
Not Bit	Address	sable						
	-	_	-	WDIDLE	DISRTO	_	-	DISALE
Bit	7	6	5	4	3	2	1	0
_	Reserved for future expansion							
DISALE	Disabi	le/Enab	le ALE					
	DISAL	E						
	Opera	ting Mo	de					
	0	ALE	is emi	tted at a con	stant rate of	1/6 the o	scillator fr	equency
	1	ALE	is activ	e only durin	g a MOVX o	r MOVC	instruction	1
DISRTO	Disab	le/Enab	le Rese	t-out				
	DISR	ю						
	0	Res	et pin i	s driven Higt	after WDT	times out		
	1	Res	et pin i	s input only				
WDIDLE	Disab	le/Enab	ie WDT	in IDLE mo	de			
WDIDLE								
0	WD	r contin	ues to	count in IDL	E mode			
1	WD	T halts	counting	g in IDLE mo	de			

Table 2. AUXR: Auxiliary Register

**Dual Data Pointer Registers:** To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should ALWAYS initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.





**Power Off Flag:** The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and rest under software control and is not affected by reset.

Table 3. AUXR1: Auxiliary Register 1

	AUXR1	Addro	ess = A2⊦	1				Reset V	/alue = XXXXXXX0B
	Not E	Bit Addres	sable				_		
		-	_	-	-		-	-	DPS
	Bit	7	6	5	4	3	2	1	0
	-	Reserv	ed for futu	ure expans	sion				
	DPS	Data Po	binter Reg	ister Sele	ct				
		DPS							
		0	Sele	cts DPTR	Registers	DPOL, DF	юн		
		1	Sele	cts DPTR	Registers	DP1L, DF	P1H		
Memory Organization	MCS-51 c bytes eac	levices h h of exte	ave a se rnal Prog	eparate a jram and	ddress s Data Me	pace for mory can	Program be addro	and Data i essed.	Memory. Up to 64K
Program Memory	If the EA pin is connected to GND, all program fetches are directed to external memory.								
	On the A FFFH are directed to	T89S51, directed externa	if EA is I to inten I memor	connecte nal memo y.	ed to V <sub>CC</sub> ory and f	, prograr etches to	n fetches address	to addres les 1000H	ses 0000H through through FFFFH are
Data Memory	The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct and indirect addressing modes. Stack operations are examples of indirect addressing, so the 128 bytes of data RAM are available as stack space.								
Watchdog Timer (One-time Enabled with Reset-out)	The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.								
Using the WDT	To enable (SFR loca and 0E1H 16383 (3F every mad at least ev to WDTR When WE pulse dur should be required to	the WD tion 0A6 to WDT FFFH), a chine cyc very 163 ST. WD1 ST. WD1 OT overfi ation is s serviced o preven	T, a user H). When RST to a and this v le while 83 machi (RST is a ows, it w 98xTOS 1 in those t a WDT	r must wr n the WD void a Wi vill reset the oscill ine cycle: a write-or ill genera C, where e section: reset.	ite 01EH T is enal DT overfi the devi ator is ru s. To res nly regist ate an ou TOSC = s of code	and 0E1 oled, the ow. The ce. Wher mning. Th et the Wi er. The V upput RES 1/FOSC that will	H in sequ user need 14-bit count the WD is means OT the us VDT count SET puls C. To mate periodica	uence to the ds to service inter overflo T is enable to the user r wer must wr hter cannot e at the RS to the best ally be exec	e WDTRST register e it by writing 01EH ows when it reaches ed, it will increment nust reset the WDT ite 01EH and 0E1H t be read or written. ST pin. The RESET use of the WDT, it uted within the time

8

WDT During Power-down and Idle	In Power-down mode the oscillator stops, which means the WDT also stops. While in Power- down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt, which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To pre- vent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the inter- rupt service for the interrupt used to exit Power-down mode.
	To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.
	Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.
	With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.
UART	The UART in the AT89S51 operates the same way as the UART in the AT89C51. For further information on the UART operation, refer to the Atmel Web site (http://www.atmel.com). From the home page, select "Products", then "Microcontrollers", then "8051-Architecture", then "Documentation", and "Other Documents". Open the Adobe <sup>®</sup> Acrobat <sup>®</sup> file "AT89 Series Hardware Description".
Timer 0 and 1	Timer 0 and Timer 1 in the AT89S51 operate the same way as Timer 0 and Timer 1 in the AT89C51. For further information on the timers' operation, refer to the Atmel Web site (http://www.atmel.com). From the home page, select "Products", then "Microcontrollers", then "8051-Architecture", then "Documentation", and "Other Documents". Open the Adobe Acrobat file "AT89 Series Hardware Description".
Interrupts	The AT89S51 has a total of five interrupt vectors: two external interrupts (INTO and INT1), two timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in Figure 1.
	Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.
	Note that Table 4 shows that bit positions IE.6 and IE.5 are unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.
	The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle.







Enable Bit = 0 disables the interrupt.

Symbol	Position	Function
EA	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
-	IE.6	Reserved
-	IE.5	Reserved
ES	IE.4	Serial Port interrupt enable bit
ET1	IE.3	Timer 1 interrupt enable bit
EX1	IE.2	External interrupt 1 enable bit
ET0	IE.1	Timer 0 interrupt enable bit
EX0	IE.0	External interrupt 0 enable bit
User software s products.	should never write 1s to	reserved bits, because they may be used in future AT89

## Figure 1. Interrupt Sources





RI -

AT89S51 =

## Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

#### Figure 2. Oscillator Connections



Note: C1, C2 =  $30 \text{ pF} \pm 10 \text{ pF}$  for Crystals =  $40 \text{ pF} \pm 10 \text{ pF}$  for Ceramic Resonators

Figure 3. External Clock Drive Configuration



In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

Power-down Mode In the Power-down mode, the oscillator is stopped, and the instruction that invokes Powerdown is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by activation of an enabled external interrupt (INTO or INT1). Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V<sub>CC</sub> is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.





Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

#### Table 5. Status of External Pins During Idle and Power-down Modes

## Program Memory Lock Bits

The AT89S51 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 6. Lock Bit Protection Modes

Program Lock Bits				
	LB1	LB2	LB3	Protection Type
1	U	U	U	No program lock features
2	Ρ	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled
3	Р	Р	υ	Same as mode 2, but verify is also disabled
4	Р	Р	Р	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the  $\overline{EA}$  pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of  $\overline{EA}$  must agree with the current logic level at that pin in order for the device to function property.

## Programming the Flash – Parallel Mode

The AT89S51 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89S51 code memory array is programmed byte-by-byte.

**Programming Algorithm:** Before programming the AT89S51, the address, data, and control signals should be set up according to the Flash Programming Modes table (Table 7) and Figures 4 and 5. To program the AT89S51, take the following steps:

- 1. Input the desired memory location on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- 4. Raise EA/V<sub>PP</sub> to 12V.
- Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The bytewrite cycle is self-timed and typically takes no more than 50 µs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

**Data Polling:** The AT89S51 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated. **Ready/Busy:** The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0 is pulled high again when programming is done to indicate READY.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

(000H) = 1EH indicates manufactured by Atmel

- (100H) = 51H indicates AT89S51
- (200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

Programming<br/>the Flash –<br/>Serial ModeThe Code memory array can be programmed using the serial ISP interface while RST is<br/>pulled to V<sub>cc</sub>. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After<br/>RST is set high, the Programming Enable instruction needs to be executed first before other<br/>operations can be executed. Before a reprogramming sequence can occur, a Chip Erase<br/>operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

To program and verify the AT89S51 in the serial programming mode, the following sequence is recommended:

Programming Algorithm

Serial

1. Power-up sequence:

Apply power between VCC and GND pins. Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

- 2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
- 3. The Code array is programmed one byte at a time in either the Byte or Page mode. The write cycle is self-timed and typically takes less than 0.5 ms at 5V.
- 4. Any memory location can be verified by using the Read instruction that returns the content at the selected address at serial output MISO/P1.6.
- 5. At the end of a programming session, RST can be set low to commence normal device operation.





Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used).

Set RST to "L".

Turn V<sub>CC</sub> power off.

**Data Polling:** The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 8.

## Serial Programming Instruction Set

# Programming Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion. Parallel Mode Most major worldwide programming vendors offer worldwide support for the Atmel AT89

Most major worldwide programming vendors offer worldwide support for the Atmel AT89 microcontroller series. Please contact your local programming vendor for the appropriate software revision.

				ALE/	EA/						P0.7-0	P2.3-0	P1.7-0
Mode	V <sub>cc</sub>	RST	PSEN	PROG	V <sub>PP</sub>	P2.6	P2.7	P3.3	P3.6	P3.7	Data	Address	
Write Code Data	5V	н	L	(2)	12V	L	н	н	н	н	D <sub>iN</sub>	A11-8	A7-0
Read Code Data	5∨	н	L	Н	н	L	L	L	н	н	Dout	A11-8	A7-0
Write Lock Bit 1	5∨	н	L	(3)	12V	н	н	н	н	н	x	x	x
Write Lock Bit 2	5V	н	L	(3)	12V	н	н	н	L	L	x	x	х
Write Lock Bit 3	5V	н	L	(3)	12V	н	L	н	н	L	x	x	x
Read Lock Bits 1, 2, 3	5V	н	L	н	н	н	н	L	н	L	P0.2, P0.3, P0.4	x	x
Chip Erase	5V	н	L	(1)	12V	н	L	н	L	L	x	x	x
Read Atmel ID	5V	н	L	н	н	L	L	L	L	L	1EH	0000	00H
Read Device ID	5∨	н	L	н	н	L	L	L	L	L	51H	0001	00H
Read Device ID	5V	н	L	н	н	L	L	L	L	L	06H	0010	00H

 Table 7. Flash Programming Modes

Notes: 1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.

AT89S51

2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.

3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.

4. RDY/BSY signal is output on P3.0 during programming.

5. X = don't care.


#### Figure 4. Programming the Flash Memory (Parallel Mode)

Figure 5. Verifying the Flash Memory (Parallel Mode)







## Flash Programming and Verification Characteristics (Parallel Mode)

 $T_{\rm A}$  = 20°C to 30°C,  $V_{\rm CC}$  = 4.5 to 5.5V

Symbol	Parameter	Min	Max	Units
V <sub>PP</sub>	Programming Supply Voltage	11.5	12.5	v
I <sub>PP</sub>	Programming Supply Current		10	mA
lcc	V <sub>CC</sub> Supply Current		30	mA
1/t <sub>CLCL</sub>	Oscillator Frequency	3	33	MHz
t <sub>AVGL</sub>	Address Setup to PROG Low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address Hold After PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data Setup to PROG Low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data Hold After PROG	48t <sub>CLCL</sub>		
t <sub>ensn</sub>	P2.7 (ENABLE) High to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> Setup to PROG Low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> Hold After PROG	10		μs
t <sub>GLGH</sub>	PROG Width	0.2	1	μs
t <sub>AVQV</sub>	Address to Data Valid		48t <sub>CLCL</sub>	
	ENABLE Low to Data Valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data Float After ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHBL</sub>	PROG High to BUSY Low		1.0	μs
t <sub>wc</sub>	Byte Write Cycle Time		50	μs

#### Figure 6. Flash Programming and Verification Waveforms - Parallel Mode



AT89S51

16

Figure 7. Flash Memory Serial Downloading



## Flash Programming and Verification Waveforms – Serial Mode



Figure 8. Serial Programming Waveforms





#### Table 8. Serial Programming Instruction Set

	Instruction Format				
Instruction	Byte 1	Byte 2	Byte 3	Byte 4	Operation
Programming Enable	1010 1100	0101 0011	XXXX XXXX	xxxx xxxx 0110 1001 (Output on MISO)	Enable Serial Programming while RST is high
Chip Erase	1010 1100	100x xxxx	XXXX XXXX	XXXX XXXX	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	XXXX TOBA	2222 2222		Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	XXXX TODE	2222 2220		Write data to Program memory in the byte mode
Write Lock Bits <sup>(1)</sup>	1010 1100	1110 0055	XXXXX XXXXX	XXXX XXXX	Write Lock bits. See Note (1).
Read Lock Bits	0010 0100	XXXX XXXX	XXXXX XXXXX	XX EB3 EB3 XX	Read back current status of the lock bits (a programmed lock bit reads back as a "1")
Read Signature Bytes	0010 1000	Ago 1 xxxx	l≶ xxx xxx0	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	AA AA AA AA AA AA AA AA AA AA AA AA AA	Byte 0	Byte 1 Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	A400 A40 A50 A50 A50 A50 A50 A50 A50 A50 A50 A5	Byte 0	Byte 1 Byte 255	Write data to Program memory in the Page Mode (256 bytes)

Note: 1. B1 = 0, B2 = 0 — Mode 1, no lock protection B1 = 0, B2 = 1 — Mode 2, lock bit 1 activated B1 = 1, B2 = 0 — Mode 3, lock bit 2 activated B1 = 1, B2 = 1 — Mode 4, lock bit 3 activated

Each of the lock bit modes need to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.

## Serial Programming Characteristics

Figure 9. Serial Programming Timing



Tabie 9.	Serial Programming	Characteristics,	T <sub>A</sub> = -40°	C to 85° C,	$V_{\rm CC} = 4.0$ -	- 5.5V (Unless	Otherwise Noted)
----------	--------------------	------------------	-----------------------	-------------	----------------------	----------------	------------------

Symbol	Parameter	Min	Тур	Max	Units
1/t <sub>CLCL</sub>	Oscillator Frequency	3		33	MHz
t <sub>CLCL</sub>	Oscillator Period	30			ns
t <sub>SHSL</sub>	SCK Pulse Width High	8 t <sub>CLCL</sub>			ns
t <sub>SLSH</sub>	SCK Pulse Width Low	8 t <sub>CLCL</sub>			ns
<sup>t</sup> ovsн	MOSI Setup to SCK High	tclcl			ns
t <sub>shox</sub>	MOSI Hold after SCK High	2 t <sub>CLCL</sub>			ns
t <sub>SLIV</sub>	SCK Low to MISO Valid	10	16	32	ns
t <sub>ERASE</sub>	Chip Erase Instruction Cycle Time			500	ms
<sup>t</sup> swc	Serial Byte Write Cycle Time			64 t <sub>CLCL</sub> + 400	μs





## **Absolute Maximum Ratings\***

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	1.0V to +7.0V
Maximum Operating Voltage	6.6V
DC Output Current	15.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **DC Characteristics**

The values shown in this table are valid for  $T_A = -40^{\circ}$ C to 85°C and  $V_{CC} = 4.0V$  to 5.5V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
V <sub>IL</sub>	Input Low Voltage	(Except EA)	-0.5	0.2 V <sub>cc</sub> -0.1	V
V <sub>IL1</sub>	Input Low Voltage (EA)		-0.5	0.2 V <sub>CC</sub> -0.3	v
VIH	Input High Voltage	(Except XTAL1, RST)	0.2 V <sub>cc</sub> +0.9	V <sub>cc</sub> +0.5	V
V <sub>IH1</sub>	Input High Voltage	(XTAL1, RST)	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.5	V
V <sub>OL</sub>	Output Low Voltage <sup>(1)</sup> (Ports 1,2,3)	I <sub>OL</sub> = 1.6 mA		0.45	V
V <sub>OL1</sub>	Output Low Voltage <sup>(1)</sup> (Port 0, ALE, PSEN)	I <sub>OL</sub> = 3.2 mA		0.45	v
		$I_{OH} = -60 \ \mu$ A, $V_{CC} = 5V \pm 10\%$	2.4		v
V <sub>он</sub>	Output High Voltage (Ports 1 2 3 ALE PSEN)	l <sub>он</sub> = -25 µА	0.75 V <sub>CC</sub>		v
		l <sub>OH</sub> = -10 μA	0.9 V <sub>CC</sub>		V
	I <sub>OH</sub> = -800 μA, V <sub>CC</sub> = 5V ±10%	2.4		V	
V <sub>OH1</sub>	Output High Voltage (Port 0 in External Bus Mode)	Ι <sub>ΟΗ</sub> = -300 μΑ	0.75 V <sub>CC</sub>		v
		I <sub>OH</sub> = -80 µA	0.9 V <sub>CC</sub>		V
۱ <sub>۱L</sub>	Logical 0 Input Current (Ports 1,2,3)	V <sub>IN</sub> = 0.45V		-50	μA
I <sub>TL</sub>	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2V, V_{CC} = 5V \pm 10\%$		-650	μA
l <sub>u</sub>	Input Leakage Current (Port 0, EA)	0.45 < V <sub>IN</sub> < V <sub>CC</sub>		±10	μA
RRST	Reset Pulldown Resistor		50	300	ΚΩ
C <sub>IO</sub>	Pin Capacitance	Test Freq. = 1 MHz, T <sub>A</sub> = 25°C		10	рF
	Bower Supply Current	Active Mode, 12 MHz		25	mA
lcc		Idle Mode, 12 MHz		6.5	mA
	Power-down Mode <sup>(2)</sup>	V <sub>cc</sub> = 5.5V		50	μA

Notes: 1. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: Maximum I<sub>OL</sub> per port pin: 10 mA Maximum I<sub>OL</sub> per 8-bit port:

Port 0: 26 mA Ports 1, 2, 3: 15 mA

Maximum total  $\mathbf{I}_{OL}$  for all output pins: 71 mA

If I<sub>OL</sub> exceeds the test condition, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V<sub>CC</sub> for Power-down is 2V.

## **AC Characteristics**

Under operating conditions, load capacitance for Port 0, ALE/ $\overline{PROG}$ , and  $\overline{PSEN} = 100 \text{ pF}$ ; load capacitance for all other outputs = 80 pF.

## **External Program and Data Memory Characteristics**

		12 MHz Oscillator		Variable	Oscillator	
Symbol	Parameter	Min	Max	Min	Max	Units
1/t <sub>CLCL</sub>	Oscillator Frequency			0	33	MHz
t <sub>LHLL</sub>	ALE Pulse Width	127		2t <sub>clcl</sub> -40		กร
t <sub>AVLL</sub>	Address Valid to ALE Low	43		t <sub>CLCL</sub> -25		ns
t <sub>LLAX</sub>	Address Hold After ALE Low	48		t <sub>CLCL</sub> -25		ns
t <sub>LLIV</sub>	ALE Low to Valid Instruction In		233		4t <sub>CLCL</sub> -65	ns
t <sub>LLPL</sub>	ALE Low to PSEN Low	43		t <sub>CLCL</sub> -25		ns
t <sub>PLPH</sub>	PSEN Pulse Width	205		3t <sub>CLCL</sub> -45		ns
t <sub>PLIV</sub>	PSEN Low to Valid Instruction In		145		3t <sub>CLCL</sub> -60	ns
t <sub>PXIX</sub>	Input Instruction Hold After PSEN	0		0		ns
t <sub>PXIZ</sub>	Input Instruction Float After PSEN		59		t <sub>cLCL</sub> -25	ns
t <sub>PXAV</sub>	PSEN to Address Valid	75		t <sub>cLCL</sub> -8		ns
t <sub>AVIV</sub>	Address to Valid Instruction In		312	5t <sub>CLCL</sub> -80		ns
t <sub>PLAZ</sub>	PSEN Low to Address Float		10		10	ns
t <sub>RLRH</sub>	RD Pulse Width	400		6t <sub>CLCL</sub> -100		ns
t <sub>wLWH</sub>	WR Pulse Width	400		6t <sub>CLCL</sub> -100		ns
t <sub>RLDV</sub>	RD Low to Valid Data In		252		5t <sub>CLCL</sub> -90	ns
t <sub>RHDX</sub>	Data Hold After RD	0		0		ns
t <sub>RHDZ</sub>	Data Float After RD		97		2t <sub>CLCL</sub> -28	ns
t <sub>LLDV</sub>	ALE Low to Valid Data In		517		8t <sub>CLCL</sub> -150	ns
t <sub>avdv</sub>	Address to Valid Data In		585		9t <sub>CLCL</sub> -165	ns
t <sub>LLWL</sub>	ALE Low to RD or WR Low	200	300	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
t <sub>avwl</sub>	Address to RD or WR Low	203		4t <sub>CLCL</sub> -75		ns
t <sub>avwx</sub>	Data Valid to WR Transition	23		t <sub>CLCL</sub> -30		ns
t <sub>QVWH</sub>	Data Valid to WR High	433		7t <sub>CLCL</sub> -130		ns
t <sub>whax</sub>	Data Hold After WR	33		t <sub>cLCL</sub> -25		ns
t <sub>RLAZ</sub>	RD Low to Address Float		0		0	ns
t <sub>WHLH</sub>	RD or WR High to ALE High	43	123	t <sub>cLCL</sub> -25	t <sub>CLCL</sub> +25	ns





## **External Program Memory Read Cycle**



## **External Data Memory Read Cycle**





## External Data Memory Write Cycle

### **External Clock Drive Waveforms**



### **External Clock Drive**

Symbol	Parameter	Min	Max	Units
1/t <sub>CLCL</sub>	Oscillator Frequency	0	33	MHz
t <sub>clcl</sub>	Clock Period	30		ns
t <sub>chcx</sub>	High Time	12		ns
t <sub>CLCX</sub>	Low Time	12		ns
t <sub>CLCH</sub>	Rise Time		5	ns
t <sub>CHCL</sub>	Fall Time		5	ns





## Serial Port Timing: Shift Register Mode Test Conditions

The values in this table are valid for  $V_{CC}$  = 4.0V to 5.5V and Load Capacitance = 80 pF.

		12 Mł	lz Osc	Variable (	Oscillator	
Symbol	Parameter	Min	Max	Min	Max	Units
t <sub>xLXL</sub>	Serial Port Clock Cycle Time	1.0		12t <sub>CLCL</sub>		μs
t <sub>avxн</sub>	Output Data Setup to Clock Rising Edge	700		10t <sub>CLCL</sub> -133		ns
t <sub>xHQX</sub>	Output Data Hold After Clock Rising Edge	50		2t <sub>clcl</sub> -80		ns
t <sub>xHDx</sub>	Input Data Hold After Clock Rising Edge	0		0		ns
t <sub>XHDV</sub>	Clock Rising Edge to Input Data Valid		700		10t <sub>CLCL</sub> -133	ns

### Shift Register Mode Timing Waveforms



### AC Testing Input/Output Waveforms<sup>(1)</sup>



Note: 1. AC Inputs during testing are driven at V<sub>CC</sub> - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V<sub>IH</sub> min. for a logic 1 and V<sub>IL</sub> max. for a logic 0.

#### Float Waveforms<sup>(1)</sup>



Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V<sub>OH</sub>/V<sub>OL</sub> level occurs.

24

# Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	4.0V to 5.5V	AT89S51-24AC	44A	Commercial
		AT89S51-24JC	44J	(0° C to 70° C)
		AT89S51-24PC	40 <del>P</del> 6	
		AT89S51-24SC	42PS6	
		AT89S51-24AI	44A	Industrial
		AT89S51-24JI	44J	(-40° C to 85° C)
		AT89S51-24PI	40P6	
		AT89S51-24SI	42PS6	
33	4.5V to 5.5V	AT89S51-33AC	44A	Commercial
		AT89S51-33JC	44J	(0° C to 70° C)
		AT89S51-33PC	40P6	
		AT89S51-33SC	42PS6	

	Package Type		
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)		
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)		
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)		
42PS6	42-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)		





### **Packaging Information**

#### **44A – TQFP**



AT89S51

#### 44J - PLCC







#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 **RF/Automotive** 

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel Corporation 2003. All rights reserved. Atmel<sup>®</sup> and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. MCS<sup>®</sup> is a registered trademark of Intel Corporation. Adobe<sup>®</sup> and Acrobat<sup>®</sup> are the registered trademarks of Adobe Systems Inc. Other terms and product names may be the trademarks of others.

