
LAMPIRAN



BIODATA



Nama : Angie Kurniawan NRP : 5103002049 TTL : Surabaya, 18-08-1984 Agama : Konghuchu Alamat Rumah : Jl. Klampis Semolo Barat 77 Surabaya.

Riwayat Pendidikan :

- Tahun 1990 Lulus TK YPPI-IV Surabaya.
- Tahun 1996 Lulus SD YPPI-VI Surabaya.
- Tahun 1999 Lulus SLTP YPPI-II Surabaya.
- Tahun 2002 Lulus SMU YPPI-I Surabaya.
- Tahun 2007 Lulus dari Fakultas Teknik Jurusan Teknik Elektro Universitas Katolik Widya Mandala Surabaya

LISTING PROGRAM

\$include (reg51.inc)

org 0000h

main: awal:	mov setb	p0,#00h p0.7	; pengosongan port ; lampu hijau nyala
inp:	setb jb clr setb	p0.1 p0.1,\$ p0.7 p0.6	; logika hi p0.1 ; deteksi koin bila 1 cari terus ; lampu hijau mati ; lampu merah nyala
snr_gls:	setb jb	p0.0 p0.0,\$; deteksi gelas bila 0 ngisi air
turun:	setb lcall d clr setb jnb		; nyalain nurunin gelas ; sekian detik ; matiin nurunin gelas ; cek gelas, kalau 1 isi gelas
isi:	setb	p0.5	; nyalain ngisi air
ten_s:	mov lcall d djnz clr	· · ·	; isi r4 ; sekian detik ; hitung r4 ; matiin ngisi air
mtr_ptr:	setb lcall clr clr jmp	p0.3 delay p0.3 p0.6 awal	; muter meja ; sekian detik ; matiin meja ; lampu merah mati ; kembali ke awal
delay: ls: lms:	mov mov djnz djnz djnz ret	r7,#40 r6,#100 r5,#100 r5,\$ r6,Ims r7,Is	; isi r7 ; isi r6 ; isi r5 ; hitung r5 ; hitung r6 ; hitung r7

PERPUSTAKAAN Universitas Kalaak Waarda Amandala SULABAYA

end.

DT-I/O INFRA RED RECEIVER

Infra Red Receiver merupakan suatu modul penerima data melalul gelombang Infra merah dengan frekuensi carrier sebesar 38 kHz. Modul ini dapat difungsikan sebagai input dalam aplikasi transmisi data nirkabel seperti robotik, sistem pengaman, datalogger, absensi, dan sebagainya.


Spesifikasi Hardware


- 1. Tegangan kerja: +5 VDC.
- 2. Frekvensi carrier penerima infra merah: 38 kHz.
- 3. Panjang gelombang puncak 950 nm.
- 4. Sudut penerimaan ±45°.
- Memiliki 2 output: non-inverting (OUT) dan inverting (OUT). Keduanya kompatibel dengan level tegangan TTL, CMOS, dan RS-232.

	Menerima IR 38 kHz	Tidak Menerima IR 38 kHz
Logika pada OUT	0	1
Logi <u>ka</u> pada OUT	1	0

6. Kompatibel penuh dengan DT-51™ Minimum System (MinSys) ver 3.0, DT-51™ PetraFuz, DT-BASIC Series, DT-51™ Low Cost Series, DT-AVR Low Cost Series, dan lain-lain.

Tata Letak & Pengaturan Jumper





Ког	nfigurasi J2 (OUT MODE JMP)
	Jika jumper tidak terpasang, maka output yang dapat digunakan adalah pin OUT (J1 pin 2)
J2	Jika jumper terpasang, maka output yang dapat digunakan adalah pin OUT (J1 pin 4)


Prosedur Testing

- Hubungkan sumber tegangan +5 VDC ke modul Infra Red Receiver.
- 2. Lepas jumper J2.
- 3. Ukur tegangan pada pin OUT dengan voltmeter. Nilalnya akan berada pada logika '1' (sekitar 5 V).
- 4. Pasang jumper J2.
- 5. Ukur tegangan pada pin OUT dengan voltmeter. Nilainya akan berada pada logika '0' (sekitar 0 V).
- 6. Beri sinyal Infra merah 38 kHz (dengan modul Infra Red Transmitter berjarak < 30 cm) secara terus menerus.
- 7. Lepas jumper J2.
- Ukur tegangan pada pin OUT dengan voltmeter. Nilalnya akan berada pada logika '0' (sekitar 0 V).
- 9. Pasang jumper J2.
- Ukur tegangan pada pin OUT dengan voltmeter. Nilainya akan berada pada logika '1' (sekitar 5 V).

Datasheet TSOP4838 dapat di-download di www.innovativeelectronics.com pada bagian Support.

Terima Kasih atas kepercayaan Anda menggunakan produk kami, bila ada kesulitan, pertanyaan atau saran mengenai produk ini silahkan menghubungi technical support kami :

support@innovntiveelectronics.com



Features

- Compatible with MCS-51[®] Products
- 4K Bytes of in-System Programmable (ISP) Flash Memory
 Endurance: 1000 Write/Erase Cycles
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 128 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Two 16-bit Timer/Counters
- Six Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag
- Fast Programming Time
- Flexible ISP Programming (Byte and Page Mode)

Description

The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K bytes of in-system programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with in-system programmable Flash on a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. *The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.*



8-bit Microcontroller with 4K Bytes In-System Programmable Flash

AT89S51

Preliminary




AIMEL

Pin Configurations

					PL	.c	C						
	D P1.4	Z P1.3	2 P1.2	D P1.1	D P1.0	D NC	1 400	1 P0.0 (AD0)	D PO.1 (AD1)	D P0.2 (AD2)	D P0.3 (AD3)		
(MOSI) P1.5	7	W7	4	3	CH.	0	44	43	42	41	8 ³⁰	0 PO.4 (AD4	Ö.
	8					0						P0.5 (AD	
(SCK) P1.7	9											P0.6 (AD	100
RST 🗆	10										36	P0.7 (AD)	7)
(RXD) P3.0	11										35	EAVPP	
NC	12										34	NC	
(TXD) P3.1	13										33	ALE/PRO	G
(INTO) P3.2	14										32	PSEN	
(INT1) P3.3 🗌	15										31	2 P2.7 (A15	i)
(T0) P3.4 🖸	16										30	2 P2.6 (A14)
(T1) P3.5 🗖	17 ₀₀	19	20	24	22	23	24	53	26	27	829 82	P2.5 (A13	5)
	(WR) P3.6	(RD) P3.7	XTAL2	XTAL1	GND	NO	(A8) P2.0	(A9) P2.1	(A10) P2.2	(A11) P2.3	(A12) P2.4 🗌		

	PDIP		
P1.0	10	40	VCC
P1.1	2	39	P0.0 (AD0)
P1.2	з	38	P0.1 (AD1)
P1.3	4	37	P0.2 (AD2)
P1.4 🖂	5	36	3 P0.3 (AD3)
(MOSI) P1.5	6	35	P0.4 (AD4)
(MISO) P1.6	7	34	P0.5 (AD5)
(SCK) P1.7	8	33	P0.6 (AD6)
RST C	9	32	P0.7 (AD7)
(RXD) P3.0	10	31	EAVPP
(TXD) P3.1 🗋	11	30	ALE/PROG
(INTO) P3.2	12	29	PSEN
(INT1) P3.3	13	28	2 P2.7 (A15)
(T0) P3.4 🗌	14	27	P2.6 (A14)
(T1) P3.5 🔲	15	26	P2.5 (A13)
(WA) P3.6 🗌	16	25	P2.4 (A12)
(ŘĎ) P3.7 🗌	17	24	P2.3 (A11)
XTAL2	18	23	P2.2 (A10)
XTAL1	19	22	2 P2.1 (A9)
GND 🗌	20	21	2 P2.0 (A8)
12			




AT89S51

2487A-10/01

AT89S51

Block Diagram



AIMEL

Pin Description

- VCC Supply voltage.
- GND Ground.
- Port 0 Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pull-ups are required during program verification.

Port 1 Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_L) because of the internal pull-ups.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions	
P1.5	MOSI (used for In-System Programming)	
P1.6	MISO (used for In-System Programming)	
P1.7	SCK (used for In-System Programming)	

Port 2 Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (l_{tr}) because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

Port 3 Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89S51, as shown in the following table.

AT89S51

AT89S51

	Port Pin	Atternate Functions					
	P3.0	RXD (serial input port)					
	P3.1	TXD (serial output port)					
	P3.2	INTO (external interrupt 0)					
	P3.3	INT1 (external interrupt 1)					
	P3.4	T0 (timer 0 external input)					
	P3.5	T1 (timer 1 external input)					
	P3.6	WR (external data memory write strobe)					
	P3.7	RD (external data memory read strobe)					
RST ALE/PROG	device. This pin RTO bit in SFR of bit DISRTO, th Address Latch E accesses to exte	igh on this pin for two machine cycles while the oscillator is running resets the drives High for 98 oscillator periods after the Watchdog times out. The DIS- AUXR (address 8EH) can be used to disable this feature. In the default state he RESET HIGH out feature is enabled. inable (ALE) is an output pulse for latching the low byte of the address during ernal memory. This pin is also the program pulse input (PROG) during Flash					
	programming. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and ma						
	be used for ext	tion, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may ernal timing or clocking purposes. Note, however, that one ALE pulse is each access to external data memory.					
	ALE is active on	peration can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ily during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled a ALE-disable bit has no effect if the microcontroller is in external execution					
PSEN	Program Store E	Enable (PSEN) is the read strobe to external program memory.					
	When the AT89	S51 is executing code from external program memory, PSEN is activated nine cycle, except that two PSEN activations are skipped during each access					
EA/VPP	code from extern	Enable. EA must be strapped to GND in order to enable the device to fetch nal program memory locations starting at 0000H up to FFFFH. Note, however, is programmed, EA will be internally latched on reset.					
	EA should be str	rapped to V _{CC} for internal program executions.					
	This pin also r programming.	receives the 12-volt programming enable voltage (V $_{\rm PP}$) during Flash					
XTAL1	Input to the inve	rting oscillator amplifier and input to the internal clock operating circuit.					
XTAL2	Output from the	inverting oscillator amplifier					



and the second se



Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

1.17		1			-	-			•
F8H									0
OFOH	B 00000000								0
DE8H									0
DEOH	ACC 00000000								0
DBH									0
Hoda	PSW 00000000								0
DC8H									0
DC0H									0
DB8H	IP XX000000								0
овон	P3 11111111								0
0A8H	IE 0X000000								0
DAOH	P2 11111111		AUXR1 XXXXXXXXX				WDTRST XXXXXXXXX		0
98H	SCON 00000000	SBUF XXXXXXXX							9
90H	P1 11111111								9
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0		8
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000		PCON 0XXX0000	8

Table 1. AT89S51 SFR Map and Reset Values

AT89S51

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the five interrupt sources in the IP register.

AUXR	A	ddress	= 8EH				Reset V	alue = XXX00XX0B
Not B	it							
Addressab	le						, , , , , , , , , , , , , , , , , , , ,	1
	-	-		WDIDLE	DISRTO	-	-	DISALE
Bit	7	6	5	4	3	2	1	0
_	Reser	ved for	future	expansion				
DISALE	Disab	le/Enab	le ALE					
	DISA	E						
	Opera	ating Mo	de					
	0	ALE	is em	itted at a con	stant rate of	1/6 the c	scillator fr	equency
	1	ALE	is act	ve only durir	ig a MOVX o	r MOVC	instruction	
DISRTO	Disab	le/Enab	le Res	et out				
	DISR	то						
	0	Res	et pin	is driven Hig	h after WDT I	times out	t	
	1	Res	et pin	is input only				
WDIDLE	Disab	le/Enab	le WD	T in IDLE mo	de			
WDIDLE								
WDIDLE	WD	T contin	ues to	count in IDL	E mode			

Table 2. AUXR: Auxiliary Register

Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.



Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and rest under software control and is not affected by reset.

Table 3. AUXR1: Auxiliary Register 1

AUXR1 Addre	ess = A2H	ł					Reset V:	alue = XXXXXXX
Not B Addressal							HCGOL VI	
Addressa	Die	-	-	÷		-	-	DPS
Bit	7	6	5	4	3	2	1	0
DPS		ed for futu binter Reg						
	DPS							
	0	Sele	ts DPTR	Registers	DPOL, DP	POH		
	4	Color		Registers		2411		

 Memory
 MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K

 Organization
 bytes each of external Program and Data Memory can be addressed.

Program Memory If the EA pin is connected to GND, all program fetches are directed to external memory.

On the AT89S51, if EA is connected to V_{CC}, program fetches to addresses 0000H through FFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are directed to external memory.

- Data Memory The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct and indirect addressing modes. Stack operations are examples of indirect addressing, so the 128 bytes of data RAM are available as stack space.
- Watchdog
Timer
(One-time
Enabled with
Reset-out)The WDT is intended as a recovery method in situations where the CPU may be subjected to
software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset
(WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a
user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H).
When the WDT is enabled, it will increment every machine cycle while the oscillator is running.
The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When
WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.
- Using the WDT To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it

AT89

should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset. WDT During In Power-down mode the oscillator stops, which means the WDT also stops. While in Powerdown mode, the user does not need to service the WDT. There are two methods of exiting **Power-down** Power-down mode: by a hardware reset or via a level-activated external interrupt, which is and Idle enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode. To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode. Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode. With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE. UART The UART in the AT89S51 operates the same way as the UART in the AT89C51. For further information on the UART operation, refer to the ATMEL Web site (http://www.atmel.com). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'. Timer 0 and 1 Timer 0 and Timer 1 in the AT89S51 operate the same way as Timer 0 and Timer 1 in the AT89C51. For further information on the timers' operation, refer to the ATMEL Web site (http://www.atmel.com). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'. Interrupts The AT89S51 has a total of five interrupt vectors: two external interrupts (INTO and INT1), two timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in Figure 1. Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once. Note that Table 4 shows that bit position IE.6 is unimplemented. In the AT89S51, bit position IE.5 is also unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle








EA	1	-	ES	ET1	FX1	ETO	EX0
----	---	---	----	-----	-----	-----	-----

Enable Bit = 0 disables the interrupt.

Symbol	Position	Function
EA	IE.7	Disables all interrupts. If $EA = 0$, no interrupt is acknowledged. If $EA = 1$, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
-	IE.6	Reserved
-	1E.5	Reserved
ES	IE.4	Serial Port interrupt enable bit
ET1	1E.3	Timer 1 interrupt enable bit
EX1	IE.2	External interrupt 1 enable bit
ETO	1E.1	Timer D interrupt enable bit
EXO	1E.0	External interrupt 0 enable bit

Figure 1. Interrupt Sources




AT89S51

Oscillator Characteristics


XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Figure 2. Oscillator Connections



Note: C1, C2 = 30 pF ± 10 pF for Crystals = 40 pF ± 10 pF for Ceramic Resonators

Figure 3. External Clock Drive Configuration



Idle Mode	In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.
	Note that when idle mode is terminated by a hardware reset, the device normally resumes pro- gram execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.
Power-down Mode	In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power- down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be ini- tiated either by a hardware reset or by activation of an enabled external interrupt into INTO or INT1. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V _{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.



- 44				
. 481	187	rn i		
<i>A</i> 111			lices (
<i>2</i> (8)				60

Table 5. Status of External Pins During Idle and Power-down Modes

Mode	Program Memory	ALE	PSEN	PORTO	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Program Memory Lock Bits

The AT89S51 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 6. Lock Bit Protection Modes

Program Lock Bits				
	LB1	LB2	LB3	Protection Type
1	U	U	U	No program lock features
2	Ρ	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from interna memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled
3	Р	Р	U	Same as mode 2, but verify is also disabled
4	Р	Р	Р	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of EA must agree with the current logic level at that pin in order for the device to function property.

Programming the Flash – Parallel Mode

The AT89S51 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89S51 code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89S51, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 13 and 14. To program the AT89S51, take the following steps:

- 1. Input the desired memory location on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- 4. Raise EA/V_{PP} to 12V.
- Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The bytewrite cycle is self-timed and typically takes no more than 50 µs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89S51 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated. **Ready/Busy:** The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0 is pulled high again when programming is done to indicate READY.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

(000H) = 1EH indicates manufactured by Atmel (100H) = 51H indicates 89S51 (200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

Programming the Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to V_{cc}. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

Serial Programming Algorithm To program and verify the AT89S51 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:

Apply power between VCC and GND pins. Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

- Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
- 3. The Code array is programmed one byte at a time in either the Byte or Page mode. The write cycle is self-timed and typically takes less than 0.5 ms at 5V.
- Any memory location can be verified by using the Read instruction that returns the content at the selected address at serial output MISO/P1.6.
- 5. At the end of a programming session, RST can be set low to commence normal device operation.





Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used).

Set RST to "L".

Turn V_{CC} power off.

Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 8 on page 18.

Programming Interface –

Parallel Mode

Programming

Instruction Set

Serial

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Mode	Vcc	V _{cc} RST PS		ALE/	EA/ Vpp	P2.6	P2.7				P0.7-0 Data	P2.3-0	P1.7-0
			PSEN	PROG				P3.3	P3.6	P3.7		Address	
Write Code Data	5V	Н	L	(2)	12V	L	н	Н	н	н	D _{IN}	A11-8	A7-0
Read Code Data	5V	Н	L	н	н	L	L	L	н	н	Dout	A11-8	A7-0
Write Lock Bit 1	5V	н	L	(3)	12V	н	н	н	н	н	х	x	х
Write Lock Bit 2	5V	н	L	(3)	12V	Н	н	н	L	L	х	х	х
Write Lock Bit 3	5V	н	L	(3)	12V	н	L	н	н	L	x	х	Х
Read Lock Bits 1, 2, 3	5V	Н	L	н	н	н	н	٤	н	L	P0.2. P0.3, P0.4	x	x
Chip Erase	5∀	н	L	(1)	12V	н	L	н	L	L	x	x	х
Read Atmel ID	5V	Н	L	н	Н	L	L	L	L	L	1EH	0000	00H
Read Device ID	5V	н	L	н	Н	L	L	L	L	L	51H	0001	00H
Read Device ID	5V	Н	L	н	н	L	L	Ĺ	L	Ĺ	OBH	0010	00H

Table 7. Flash Programming Modes

Notes: 1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.

2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.

3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.

4. RDY/BSY signal is output on P3.0 during programming.

5. X = don't care.





Figure 4. Programming the Flash Memory (Parallel Mode)

Figure 5. Verifying the Flash Memory (Parallel Mode)







Flash Programming and Verification Characteristics (Parallel Mode)

 $T_{\rm A}$ = 20°C to 30°C, $V_{\rm CC}$ = 4.5 to 5.5V

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	11.5	12.5	V
I _{PP}	Programming Supply Current		10	mA
I _{cc}	V _{cc} Supply Current		30	mA
1/t _{CLCL}	Oscillator Frequency	3	33	MHz
t _{AVGL}	Address Setup to PROG Low	48t _{cLCL}		
t _{GHAX}	Address Hold After PROG	48t _{CLCL}		
t _{DVGL}	Data Setup to PROG Low	48t _{CLCL}		
t _{GHDX}	Data Hold After PROG	48t _{cLCL}		
tEHSH	P2.7 (ENABLE) High to V _{PP}	48t _{CLCL}		
t _{SHGL}	VPP Setup to PROG Low	10		μs
t _{GHSL}	VPP Hold After PROG	10		μs
t _{GLGH}	PROG Width	0.2	1	μs
tAVGV	Address to Data Valid		48t _{CLCL}	
tELQV	ENABLE Low to Data Valid		48t _{CLCL}	
tEHQZ	Data Float After ENABLE	0	48t _{CLCL}	
t _{GHBL}	PROG High to BUSY Low		1.0	μs
twc	Byte Write Cycle Time		50	μs

Figure 6. Flash Programming and Verification Waveforms - Parallel Mode






Figure 7. Flash Memory Serial Downloading



Flash Programming and Verification Waveforms – Serial Mode



	10 00	SPER-	-	100	
- 48		88	-		
				а.	
AC U			States,	1000	۲

Table 8. Serial Programming Instruction Set

Programming high lash memory
high
high
lash memory
om Program e byte mode
Program e byte mode
ts. See Note (2).
a programmed back as a "1")
are Byte
om Program e Page Mode
Program e Page Mode

Notes: 1. The signature bytes are not readable in Lock Bit Modes 3 and 4.

2. B1 = 0, B2 = 0 \rightarrow Mode 1, no lock protection

B1 = 0, B2 = 1 \rightarrow Mode 2, lock bit 1 activated B1 = 1, B2 = 0 \rightarrow Mode 3, lock bit 2 activated

 $B1 = 1, B1 = 1 \rightarrow Mode 4$, lock bit 3 activated

Each of the lock bits needs to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.

Serial Programming Characteristics

Figure 9. Serial Programming Timing




Table 9. Serial Programming Characteristics, $T_A = -40^{\circ}$ C to 85°C, $V_{CC} = 4.0 - 5.5$ V (Unless Otherwise Noted)

Symbol	Parameter	Min	Тур	Max	Units
1/t _{CLCL}	Oscillator Frequency	0		33	MHz
tCLCL	Oscillator Period	30			ns
t _{SHSL}	SCK Pulse Width High	8 t _{CLCL}			ns
t _{SLSH}	SCK Pulse Width Low	8 t _{CLCL}			ns
tovsH	MOSI Setup to SCK High	tolol			ns
tSHOX	MOSI Hold after SCK High	2 ICLCL			ns
t _{SLIV}	SCK Low to MISO Valid	10	16	32	ns
tERASE	Chip Erase Instruction Cycle Time			500	ms
tswc	Serial Byte Write Cycle Time			64 t _{CLCL} + 400	μs





Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage
DC Output Current

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

The values shown in this table are valid for T_A = -40°C to 85°C and V_{CC} = 4.0V to 5.5V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
VIL	Input Low Voltage	(Except EA)	-0.5	0.2 V _{cc} -0.1	V
V _{IL1}	Input Low Voltage (EA)		-0.5	0.2 V _{CC} -0.3	V
VIH	Input High Voltage	(Except XTAL1, RST)	0.2 V _{cc} +0.9	V _{cc} +0.5	V
VIH1	Input High Voltage	(XTAL1, RST)	0.7 V _{cc}	V _{cc} +0.5	V
V _{OL}	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	I _{OL} = 1.6 mA		0.45	V
V _{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	l _{oL} = 3.2 mA		0.45	V
		$I_{OH} = -60 \ \mu A, V_{CC} = 5V \pm 10\%$	2.4		V
	Output High Voltage	l _{OH} = -25 μA	0.75 V _{cc}		V
VOH		l _{OH} = -10 μA	0.9 V _{cc}		V
		$I_{OH} = -800 \ \mu A$, $V_{CC} = 5V \pm 10\%$	2.4		V
	Output High Voltage	I _{OH} = -300 μA	0.75 V _{cc}		V
V _{OH1}	(Port 0 in External Bus Mode)	l _{oH} = -80 μA	0.9 V _{CC}		V
l _{iL}	Logical 0 Input Current (Ports 1,2,3)	V _{IN} = 0.45V		-50	μA
I _{TL}	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{\text{IN}} = 2V, V_{\text{CC}} = 5V \pm 10\%$		-650	μA
l _{L1}	Input Leakage Current (Port 0, EA)	0.45 < V _{IN} < V _{CC}		±10	μA
RRST	Reset Pulldown Resistor		50	300	KΩ
CIO	Pin Capacitance	Test Freq. = 1 MHz, T _A = 25°C		10	pF
		Active Mode, 12 MHz		25	mA
	Power Supply Current	Idle Mode, 12 MHz		6.5	mA
Icc	Power-down Mode ⁽²⁾	$V_{CC} = 5.5V$		50	μA

Notes: 1. Under steady state (non-transient) conditions, IoL must be externally limited as follows:

Maximum IoL per port pin: 10 mA

Maximum IoL per 8-bit port:

Port 0: 26 mA Ports 1, 2, 3: 15 mA

Maximum total IOL for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{cc} for Power-down is 2V.

AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other outputs = 80 pF.


External Program and Data Memory Characteristics

		12 MHz ()scillator	Variable (
Symbol	Parameter	Min	Max	Min	Max	Units	
1/t _{CLCL}	Oscillator Frequency			0	33	MHz	
tLHLL	ALE Pulse Width	127		2t _{cLCL} -40		ns	
t _{AVLL}	Address Valid to ALE Low	43		t _{CLCL} -25		ns	
t _{LLAX}	Address Hold After ALE Low	48		t _{cLoL} -25		ns	
t _{LLIV}	ALE Low to Valid Instruction In		233		4tclcl-65	ns	
tLLPL	ALE Low to PSEN Low	43		t _{CLCL} -25		ns	
t _{PLPH}	PSEN Pulse Width	205		3t _{cLCL} -45		ns	
tPLIV	PSEN Low to Valid Instruction In		145		3t _{CLCL} -60	ns	
t _{PXIX}	Input Instruction Hold After PSEN	0		0		ns	
PXIZ	Input Instruction Float After PSEN		59		t _{CLCL} -25	ns	
t _{PXAV}	PSEN to Address Valid	75		t _{CLCL} -8		ns	
t _{AVIV}	Address to Valid Instruction In		312		5t _{cLcL} -80	ns	
t _{PLAZ}	PSEN Low to Address Float		10		10	ns	
t _{RLRH}	RD Pulse Width	400		6t _{CLCL} -100		ns	
t _{wl.wH}	WR Pulse Width	400		6t _{CLCL} -100		ns	
tRLDV	RD Low to Valid Data In		252		5t _{CLCL} -90	ns	
t _{RHDX}	Data Hold After RD	0		0		ns	
t _{RMDZ}	Data Float After RD		97		2t _{CLCL} -28	ns	
t _{LLDV}	ALE Low to Valid Data In		517		8t _{CLCL} -150	ns	
tAVDV	Address to Valid Data In		585		9t _{CLCL} -165	ns	
t _{LLWL}	ALE Low to RD or WR Low	200	300	3t _{CLCL} ~50	3t _{CLCL} +50	ns	
tAVWL	Address to RD or WR Low	203		4t _{cLCL} -75		ns	
tovwx	Data Valid to WR Transition	23		t _{cLCL} -30		ns	
LOVWH	Data Valid to WR High	433		7t _{CLCL} -130		ns	
twhox	Data Hold After WR	33		t _{cLCL} -25		ns	
tRLAZ	RD Low to Address Float		0		0	ns	
twhile	RD or WR High to ALE High	43	123	t _{cLcL} -25	t _{CLCL} +25	ns	




AME


External Program Memory Read Cycle



External Data Memory Read Cycle




AT89S51



External Data Memory Write Cycle

External Clock Drive Waveforms



External Clock Drive

Symbol	Parameter	Min	Max	Units	
1/t _{CLCL}	Oscillator Frequency	0	33	MHz	
tolol	Clock Period	30		ns	
t _{CHCX}	High Time	12		ns	
tclcx	Low Time	12		ns	
t _{CLCH} Rise Time			5	ns	
t _{CHCL}	Fall Time		5	ns	



	August 10	
AIMEL		


Serial Port Timing: Shift Register Mode Test Conditions

The values in this table are valid for $V_{CC} = 4.0V$ to 5.5V and Load Capacitance = 80 pF.


Symbol	Parameter	12 MHz Osc		Variable Oscillator		
		Min	Max	Min	Max	Units
t _{XLXL}	Serial Port Clock Cycle Time	1.0		12t _{CLCL}		μs
t _{ovxh}	Output Data Setup to Clock Rising Edge	700		10tcLcL-133		ns
t _{xHQX}	Output Data Hold After Clock Rising Edge	50		2t _{CLCL} -80		ns
t _{XHDX}	Input Data Hold After Clock Rising Edge	0		0		ns
t _{XHDV}	Clock Rising Edge to Input Data Valid		700		10t _{CLCL} -133	ns

4

Shift Register Mode Timing Waveforms



AC Testing Input/Output Waveforms⁽¹⁾



Note: 1. AC Inputs during testing are driven at V_{CC} - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.

Float Waveforms⁽¹⁾



 For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.

Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24 4.0V 1	4.0V to 5.5V	AT89S51-24AC AT89S51-24JC AT89S51-24PC	44A 44J 40P6	Commercial (0°C to 70°C)
		AT89S51-24AI AT89S51-24JI AT89S51-24PI	44A 44J 40P6	Industrial (-40°C to 85°C)
33	4.5V to 5.5V	AT89S51-33AC AT89S51-33JC AT89S51-33PC	44A 44J 40P6	Commercial (0°C to 70°C)


= Preliminary Availability

Package Type		
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)	
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)	
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)	





Packaging Information





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Product Operations

- Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759
- Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-7658-3000 FAX (33) 4-7658-3480
- Atmel Heilbronn Theresienstrasse 2 POB 3535 D-74025 Heilbronn, Germany TEL (49) 71 31 67 25 94 FAX (49) 71 31 67 24 23
- Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 0 2 40 18 18 18 FAX (33) 0 2 40 18 19 60
- Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001
- Atmel Smart Card ICs Scottish Enterprise Technology Park East Kilbride, Scotland G75 0QR TEL (44) 1355-357-000 FAX (44) 1355-242-743

Mandala Z < ₫, 1 LU VA × × < 1 A H 33 Katouk < ŝ 5 섴 0. D Universitas 24 5 2 2

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL[®] is the registered trademark of Atmel.

MCS-51[®] is the registered trademark of Intel Corporation. Terms and product names in this document may be trademarks of others.



2487A-10/01/xM