





LAMPIRAN

Rangkaian Pemancar (Tx)



Rangkaian Penerima (Rx)



Program Tx (pemancar)
Morris Dinanta (5103000058)

```
#include <at89x51.h>

#define datakrm P2 // data dikirimkan ke TLP434A melalui IC HT12Encoder (4bit)
#define kirim P0_7 // kontrol transmisi enable dari IC HT12Encoder

#define data1 P1 // pin input data digital dari ADC

#define d1 P3_0 //pin input data digital dari tinggi air titik1
#define d2 P3_1 //pin input data digital dari tinggi air titik2
#define d3 P3_2 //pin input data digital dari tinggi air titik3

int temp,temp2,temp3,buf1,buf2; //variabel

void tunda(int loop2) //procedure tunda (delay)
{
    int loop;

    loop=0;
    while (loop<=loop2)
    {
        loop++;
        TH1=(-50000/256)-1;
        TL1=(-50000%256);
        TF1=0;
        TR1=1;
        while (!TF1);
    }
}

main()
{
    kirim=1;
    temp=0;
    d1=d2=d3=1;
    buf1=0;
    while(temp=1)
    {
        kirim=1;

        datakrm=1; //procedure kirim header
        kirim=0;
        tunda(14);
        kirim=1;
```

```

    datakrm=2;
        kirim=0;
tunda(14);
        kirim=1;

    datakrm=3;
        kirim=0;
tunda(14);
        kirim=1;

    datakrm=4;
        kirim=0;
tunda(14);
        kirim=1;

    bufl=data1; //kirim data ADC MSB (4bit)
    datakrm=bufl/16;
    kirim=0;
tunda(14);
    kirim=1;

    datakrm=bufl;//kirim data ADC LSB (4bit)
    kirim=0;
tunda(14);
    kirim=1;

    if ((d1==1)&&(d2==1)&&(d3==1)) //baca ketinggian air
    {
        datakrm=6;
    }
    if ((d1==0)&&(d2==1)&&(d3==1))
    {
        datakrm=7;
    }
    if ((d1==0)&&(d2==0)&&(d3==1))
    {
        datakrm=8;
    }
    if ((d1==0)&&(d2==0)&&(d3==0))
    {
        datakrm=9;
    }
    kirim=0;
tunda(14);
    kirim=1;
}
}

```

Program Rx (penerima)
Morris Dinanta (5103000058)

```
#include <at89x51.h>

#define data1 P1           //menerima data digital dari IC HT12Decoder
#define trima P0_0          //kontrol valid transmisi dari IC HT12Decoder
#define rs P0_1              //kontrol LCD
#define e P0_2                //kontrol LCD sinyal enable
#define datalcd P2          //mengirimkan data ke LCD untuk ditampilkan

const char kata[] = "SUHU = ";    //membuat karakter untuk ditampilkan di LCD

const char kata2[] = "TNG AIR = ";
const char kata3[] = "KURANG ";
const char kata4[] = "MINIMUM ";
const char kata5[] = "MEDIUM ";
const char kata6[] = "MAKSIMUM";

int temp,data2,data3,data4,t,data5,i,dat,out2,cek;    //variabel
bit sa,cek2,buf,temp2;

void tunda(int loop2)           //procedure tunda (delay)
{
    int loop;
    loop=0;
    while (loop<=loop2)
    {
        loop++;
        TH1=(-5000/256)-1;
        TL1=(-5000%256);
        TF1=0;
        TR1=1;
        while (!TF1);
    }
}

void kirim_p(int dat)          //inisialisasi LCD, procedure perintah untuk LCD
{                            //pengiriman sinyal enable pada LCD
    rs=0;
    datalcd=dat;
    e=1;
    e=0;
    tunda(3);
}
```

```

void initlcd()
{
    tunda(3);
    kirim_p(56);
    kirim_p(56);
    kirim_p(56);
    kirim_p(56);
    kirim_p(6);
    kirim_p(12);
    kirim_p(1);
}

void kirim_k(int dat2)      //procedure kirim data ke LCD
{
    rs=1;
    datalcd=dat2;
    e=1;                      //kontrol enable buat siapkan data
    e=0;                      //kontrol buat kirim data
    tunda(3);
}

void cursorhome()
{
    rs=0;
    kirim_p(2);
}

void clear()
{
    rs=0;
    kirim_p(1);
}

void karakter(int bil)          //buat karakter bilangan
{
    if(bil==0)
        dat=48;
    if(bil==1)
        dat=49;
    if(bil==2)
        dat=50;
    if(bil==3)
        dat=51;
    if(bil==4)
        dat=52;
    if(bil==5)
        dat=53;
    if(bil==6)
        dat=54;
}

```

```

        dat=54;
if(bil==7)
        dat=55;
if(bil==8)
        dat=56;
if(bil==9)
        dat=57;
}

main()
{
    temp=temp2=t=0;
    data2=0;
    sa=0;
    initlcd();
    buf=cek2=0;
    cek=241;
    while(1)
    {
        if(trima==1)           //procedure cek header
        {
            if(sa==0)
            {
                data2=data1;
                if((data2==cek)&&(cek2==0))
                {
                    cek++;
                    if(cek==245)
                    {
                        buf=1;
                        cek=241;
                        cek2=1;
                    }
                }else
                    cek=241;

                if(buf==1)   //procedure data ADC
                {
                    buf=0;
                    temp2=1;
                }
                if((temp2==1)&&(buf==0))
                {
                    t++;
                }
                if((t==2)&&(buf==0))
                {

```

```

        data3=(data2-240)*16;      //data MSB
    }
    if ((t==3)&&(buf==0))
    {
        data4=(data2-240);      //data LSB
    }
    if ((t==4)&&(buf==0))
    {
        t=0;                  //ambil data ketinggian air
        data5=data2;
        buf=0;
        cek2=0;
        temp2=0;

        kirim_p(128);         //loncat baris1
        for(i=0;i<20;i++)     //tampilkan bintang2
            kirim_k(42);      //kirim karakter

        kirim_p(212);         //loncat baris4
        for(i=0;i<20;i++)     //tampilkan bintang2
            kirim_k(42);      //kirim karakter

        out2=data3+data4;     //gabung (MSB +LSB)
        out2=out2/5;          //kirim suhu
        kirim_p(192);
        for(i=0;i<10;i++)
            kirim_k(kata[i]);
        if (out2<100)         //nilai dari suhu
        {
            karakter(out2/10); //puluhan
            kirim_k(dat);
            karakter(out2-((out2/10)*10)); //satuan
            kirim_k(dat);
        }
        kirim_k(20);
        kirim_k(223); //kirim derajat
        kirim_k(67);  //kirim huruf C

        kirim_p(148);         //untuk tinggi air
        for(i=0;i<10;i++)
            kirim_k(kata2[i]);

        if (data5==246)        //data tinggi air=6
            for(i=0;i<8;i++)
                kirim_k(kata3[i]);
    }
}

```

```
        if (data5==247)      //data tinggi air=7
            for(i=0;i<8;i++)
                kirim_k(kata4[i]);

        if (data5==248)      //data tinggi air=8
            for(i=0;i<8;i++)
                kirim_k(kata5[i]);

        if (data5==249)      //data tinggi air=9
            for(i=0;i<8;i++)
                kirim_k(kata6[i]);
    }
    sa=1;
}
else
    sa=0;
}
}
```

LM35/LM35A/LM35C/LM35CA/LM35D Precision Centigrade Temperature Sensors

General Description

The LM35 series are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature. The LM35 thus has an advantage over linear temperature sensors calibrated in ° Kelvin, as the user is not required to subtract a large constant voltage from its output to obtain convenient Centigrade scaling. The LM35 does not require any external calibration or trimming to provide typical accuracies of $\pm \frac{1}{4}^\circ\text{C}$ at room temperature and $\pm \frac{3}{4}^\circ\text{C}$ over a full -55 to $+150^\circ\text{C}$ temperature range. Low cost is assured by trimming and calibration at the wafer level. The LM35's low output impedance, linear output, and precise inherent calibration make interfacing to readout or control circuitry especially easy. It can be used with single power supplies, or with plus and minus supplies. As it draws only $60\ \mu\text{A}$ from its supply, it has very low self-heating, less than 0.1°C in still air. The LM35 is rated to operate over a -55 to $+150^\circ\text{C}$ temperature range, while the LM35C is rated for a -40 to $+110^\circ\text{C}$ range (-10° with improved accuracy). The LM35 series is

available packaged in hermetic TO-46 transistor packages, while the LM35C, LM35CA, and LM35D are also available in the plastic TO-92 transistor package. The LM35D is also available in an 8-lead surface mount small outline package and a plastic TO-202 package.

Features

- Calibrated directly in ° Celsius (Centigrade)
- Linear $+ 10.0\ \text{mV}/^\circ\text{C}$ scale factor
- 0.5°C accuracy guaranteed (at $+ 25^\circ\text{C}$)
- Rated for full -55 to $+150^\circ\text{C}$ range
- Suitable for remote applications
- Low cost due to wafer-level trimming
- Operates from 4 to 30 volts
- Less than $60\ \mu\text{A}$ current drain
- Low self-heating, 0.08°C in still air
- Nonlinearity only $\pm \frac{1}{4}^\circ\text{C}$ typical
- Low impedance output, $0.1\ \Omega$ for 1 mA load

Connection Diagrams




*Case is connected to negative pin (GND)


**Order Number LM35H, LM35AH,
LM35CH, LM35CAH or LM35DH**
See NS Package Number H03H



**Order Number LM35CZ,
LM35CAZ or LM35DZ**
See NS Package Number Z03A



Order Number LM35DM
See NS Package Number M08A



Order Number LM35DP
See NS Package Number P03A

Typical Applications




FIGURE 1. Basic Centigrade Temperature Sensor ($+2^\circ\text{C}$ to $+150^\circ\text{C}$)




FIGURE 2. Full-Range Centigrade Temperature Sensor

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 10)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	+35V to -0.2V	SO Package (Note 12):	215°C
Output Voltage	+6V to -1.0V	Vapor Phase (60 seconds)	220°C
Output Current	10 mA	Infrared (15 seconds)	2500V
Storage Temp., TO-46 Package,	-60°C to +180°C	ESD Susceptibility (Note 11)	
TO-92 Package,	-60°C to +150°C	Specified Operating Temperature Range: T _{MIN} to T _{MAX}	
SO-8 Package,	-65°C to +150°C	(Note 2)	
TO-202 Package,	-65°C to +150°C	LM35, LM35A	-55°C to +150°C

Lead Temp.:

TO-46 Package, (Soldering, 10 seconds)	300°C
TO-92 Package, (Soldering, 10 seconds)	260°C
TO-202 Package, (Soldering, 10 seconds)	+230°C

Electrical Characteristics (Note 1) (Note 6)

Parameter	Conditions	LM35A			LM35CA			Units (Max.)
		Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	
Accuracy (Note 7)	T _A = +25°C T _A = -10°C T _A = T _{MAX} T _A = T _{MIN}	±0.2 ±0.3 ±0.4 ±0.4	+0.5 +1.0 +1.0 +1.0		±0.2 ±0.3 ±0.4 ±0.4	±0.5 ±1.0 ±1.0 ±1.5	±1.0 ±1.0 ±1.5 ±1.5	°C °C °C °C
Nonlinearity (Note 8)	T _{MIN} ≤ T _A ≤ T _{MAX}	±0.18		±0.35	±0.15		±0.3	°C
Sensor Gain (Average Slope)	T _{MIN} ≤ T _A ≤ T _{MAX}	+10.0 +10.0	+9.9, +10.1		+10.0		+9.9, +10.1	mV/°C
Load Regulation (Note 3) 0 ≤ I _L ≤ 1 mA	T _A = +25°C T _{MIN} ≤ T _A ≤ T _{MAX}	±0.4 ±0.5	±1.0	±3.0 ±0.5	±0.4 ±0.5	±1.0	±3.0	mV/mA mV/mA
Line Regulation (Note 3)	T _A = +25°C 4V ≤ V _S ≤ 30V	±0.01 ±0.02	+0.05	±0.1 ±0.1	±0.01 ±0.02	±0.05	±0.1	mV/V mV/V
Quiescent Current (Note 9)	V _S = +5V, +25°C V _S = +5V V _S = +30V, +25°C V _S = +30V	56 105 56.2 105.5	67 131 68 133	56 91 56.2 91.5	67 114 68 116			µA µA µA µA
Change of Quiescent Current (Note 3)	4V ≤ V _S ≤ 30V, +25°C 4V ≤ V _S ≤ 30V	0.2 0.5	1.0	2.0 0.5	0.2 0.5	1.0	2.0	µA µA
Temperature Coefficient of Quiescent Current		+0.39		+0.5	+0.39		+0.5	µA/°C
Minimum Temperature for Rated Accuracy	In circuit of Figure 1, I _L = 0	+1.5		+2.0	+1.5		+2.0	°C
Long Term Stability	T _J = T _{MAX} , for 1000 hours	+0.08			±0.08			°C

Note 1: Unless otherwise noted, these specifications apply: -55°C ≤ T_J ≤ +150°C for the LM35 and LM35A; -40°C ≤ T_J ≤ +110°C for the LM35C and LM35CA; and 0°C ≤ T_J ≤ +100°C for the LM35D. V_S = -5Vdc and I_{LOAD} = 50 µA, in the circuit of Figure 2. These specifications also apply from -2°C to T_{MAX} in the circuit of Figure 1. Specifications in boldface apply over the full rated temperature range.

Note 2: Thermal resistance of the TO-46 package is 40°C/W junction to ambient, and 24°C/W junction to case. Thermal resistance of the TO-92 package is 180°C/W junction to ambient. Thermal resistance of the small outline molded package is 220°C/W junction to ambient. Thermal resistance of the TO-202 package is 85°C/W junction to ambient. For additional thermal resistance information see table in the Applications section.

Electrical Characteristics (Note 1) (Note 6) (Continued)

Parameter	Conditions	LM35			LM35C, LM35D			Units (Max.)
		Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	
Accuracy, LM35, LM35C (Note 7)	$T_A = +25^\circ\text{C}$ $T_A = -10^\circ\text{C}$ $T_A = T_{\text{MAX}}$ $T_A = T_{\text{MIN}}$	± 0.4 ± 0.5 ± 0.8 ± 0.8	± 1.0 ± 1.5 ± 1.5		± 0.4 ± 0.5 ± 0.8 ± 0.8	± 1.0 ± 1.5 ± 1.5 ± 2.0		${}^\circ\text{C}$ ${}^\circ\text{C}$ ${}^\circ\text{C}$ ${}^\circ\text{C}$
Accuracy, LM35D (Note 7)	$T_A = +25^\circ\text{C}$ $T_A = T_{\text{MAX}}$ $T_A = T_{\text{MIN}}$				± 0.6 ± 0.9 ± 0.9	± 1.5 ± 2.0 ± 2.0		${}^\circ\text{C}$ ${}^\circ\text{C}$ ${}^\circ\text{C}$
Nonlinearity (Note 8)	$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	± 0.3		± 0.5	± 0.2		± 0.5	${}^\circ\text{C}$
Sensor Gain (Average Slope)	$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	$+10.0$	$+9.8,$ $+10.2$		$+10.0$		$+9.8,$ $+10.2$	$\text{mV}/{}^\circ\text{C}$
Load Regulation (Note 3) $0 \leq I_L \leq 1 \text{ mA}$	$T_A = +25^\circ\text{C}$ $T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	± 0.4 ± 0.5	± 2.0	± 5.0	± 0.4 ± 0.5	± 2.0	± 5.0	mV/mA mV/mA
Line Regulation (Note 3)	$T_A = +25^\circ\text{C}$ $4V \leq V_S \leq 30V$	± 0.01 ± 0.02	± 0.1	± 0.2 ± 0.02	± 0.01	± 0.1	± 0.2	mV/V mV/V
Quiescent Current (Note 9)	$V_S = +5\text{V}, +25^\circ\text{C}$ $V_S = +5\text{V}$ $V_S = +30\text{V}, +25^\circ\text{C}$ $V_S = +30\text{V}$	56 105 56.2 105.5	80	158 91 56.2 161 91.5	56 91 56.2 141	80	138	μA μA μA μA
Change of Quiescent Current (Note 3)	$4V \leq V_S \leq 30V, +25^\circ\text{C}$ $4V \leq V_S \leq 30V$	0.2 0.5	2.0	3.0	0.2 0.5	2.0	3.0	μA μA
Temperature Coefficient of Quiescent Current		+0.39		+0.7	+0.39		+0.7	$\mu\text{A}/{}^\circ\text{C}$
Minimum Temperature for Rated Accuracy	In circuit of <i>Figure 1</i> , $I_L = 0$	+ 1.5		+ 2.0	+ 1.5		+ 2.0	${}^\circ\text{C}$
Long Term Stability	$T_J = T_{\text{MAX}}$, for 1000 hours	± 0.08			± 0.08			${}^\circ\text{C}$

Note 3: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Note 4: Tested Limits are guaranteed and 100% tested in production.

Note 5: Design Limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 6: Specifications in **boldface** apply over the full rated temperature range.

Note 7: Accuracy is defined as the error between the output voltage and $10\text{mv}/{}^\circ\text{C}$ times the device's case temperature, at specified conditions of voltage, current, and temperature (expressed in ${}^\circ\text{C}$).

Note 8: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line, over the device's rated temperature range.







Note 9: Quiescent current is defined in the circuit of *Figure 1*.

Note 10: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions. See Note 1.




Note 11: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 12: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in a current National Semiconductor Linear Data Book for other methods of soldering surface mount devices.



Typical Performance Characteristics



TL/H/5516-17



TL/H/5516-18



TL/H/5516-22

FEATURES

Low V_{os} : 75 μV Max
Low V_{os} Drift: 1.3 $\mu\text{V}/^\circ\text{C}$ Max
Ultrastable vs. Time: 1.5 $\mu\text{V}/\text{Month}$ Max
Low Noise: 0.6 μV p-p Max
Wide Input Voltage Range: ± 14 V
Wide Supply Voltage Range: 3 V to 18 V
Fits 725, 108A/308A, 741, AD510 Sockets
125°C Temperature-Tested Dice

APPLICATIONS

Wireless Base Station Control Circuits
Optical Network Control Circuits
Instrumentation
Sensors and Controls
 Thermocouples
 RTDs
 Strain Bridges
 Shunt Current Measurements
 Precision Filters


GENERAL DESCRIPTION

The OP07 has very low input offset voltage (75 μV max for OP07E) that is obtained by trimming at the wafer stage. These low offset voltages generally eliminate any need for external nulling. The OP07 also features low input bias current (± 4 nA for the OP07E) and high open-loop gain (200 V/mV for the OP07E). The low offsets and high open-loop gain make the OP07 particularly useful for high gain instrumentation applications.

The wide input voltage range of ± 13 V minimum combined with a high CMRR of 106 dB (OP07E) and high input impedance provide high accuracy in the noninverting circuit configuration. Excellent linearity and gain accuracy can be maintained even at

PIN CONNECTIONS

8-Lead PDIP (P-Suffix)
8-Lead SOIC (S-Suffix)



high closed-loop gains. Stability of offsets and gain with time or variations in temperature is excellent. The accuracy and stability of the OP07, even at high gain, combined with the freedom from external nulling have made the OP07 an industry standard for instrumentation applications.

The OP07 is available in two standard performance grades. The OP07E is specified for operation over the 0°C to 70°C range, and the OP07C is specified over the -40°C to +85°C temperature range.

The OP07 is available in epoxy 8-lead PDIP and 8-lead SOIC. It is a direct replacement for 725, 108A, and OP05 amplifiers; 741 types may be directly replaced by removing the 741's nulling potentiometer. For improved specifications, see the OP177 or OP1177. For ceramic DIP and TO-99 packages and standard micro circuit (SMD) versions, see the OP77.




Figure 1. Simplified Schematic

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781/329-4700 Fax: 781/326-8703 www.analog.com
 © 2003 Analog Devices, Inc. All rights reserved.

OP07—SPECIFICATIONS

OP07E ELECTRICAL CHARACTERISTICS ($V_S = \pm 15 V$, $T_A = 25^\circ C$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Input Offset Voltage ¹	V_{OS}		30	75		μV
Long-Term V_{OS} Stability ²	V_{OS}/Time		0.3	1.5		$\mu V/\text{Mo}$
Input Offset Current	I_{OS}		0.5	3.8		nA
Input Bias Current	I_B		± 1.2	± 4.0		nA
Input Noise Voltage	e_n p-p	0.1 Hz to 10 Hz ³	0.35	0.6		μV p-p
Input Noise Voltage Density	e_n	$f_O = 10$ Hz	10.3	18.0		$nV/\sqrt{\text{Hz}}$
		$f_O = 100$ Hz ³	10.0	13.0		$nV/\sqrt{\text{Hz}}$
		$f_O = 1$ kHz	9.6	11.0		$nV/\sqrt{\text{Hz}}$
Input Noise Current	I_n p-p		14	30		pA p-p
Input Noise Current Density	I_n	$f_O = 10$ Hz	0.32	0.80		$pA/\sqrt{\text{Hz}}$
		$f_O = 100$ Hz ³	0.14	0.23		$pA/\sqrt{\text{Hz}}$
		$f_O = 1$ kHz	0.12	0.17		$pA/\sqrt{\text{Hz}}$
Input Resistance—Differential Mode ⁴	R_{IN}		15	50		MΩ
Input Resistance—Common-Mode	R_{INCM}			160		GΩ
Input Voltage Range	IVR		± 13	± 14		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13$ V	106	123		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3$ V to ± 18 V		5	20	$\mu V/V$
Large Signal Voltage Gain	A_{VO}	$R_L \geq 2$ kΩ, $V_O = \pm 10$ V	200	500		V/mV
		$R_L \geq 500$ Ω, $V_O = \pm 0.5$ V, $V_S = \pm 3$ V ⁴	150	400		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	$R_L \geq 10$ kΩ	± 12.5	± 13.0		V
		$R_L \geq 2$ kΩ	± 12.0	± 12.8		V
		$R_L \geq 1$ kΩ	± 10.5	± 12.0		V
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L \geq 2$ kΩ ³	0.1	0.3		$V/\mu s$
Closed-Loop Bandwidth	BW	$A_{VOL} = 1^5$	0.4	0.6		MHz
Closed-Loop Output Resistance	R_O	$V_O = 0$, $I_O = 0$		60		Ω
Power Consumption	P_d	$V_S = \pm 15$ V, No Load		75	120	mW
Offset Adjustment Range		$V_S = \pm 3$ V, No Load		4	6	mW
		$R_P = 20$ kΩ			± 4	mV

NOTES

¹Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

²Long-term input offset voltage stability refers to the averaged trend time of V_{OS} vs. the time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically 2.5 μV , refer to the typical performance characteristics. Parameter is sample tested.

³Sample tested.

⁴Guaranteed by design.

⁵Guaranteed but not tested.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage (V_S)	± 22 V
Input Voltage ²	± 22 V
Differential Input Voltage	± 30 V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range S, P Packages	-65°C to +125°C
Operating Temperature Range OP07E	0°C to 70°C
OP07C	-40°C to +85°C
Junction Temperature Range	150°C
Lead Temperature Range (Soldering, 60 sec)	300°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²For supply voltages less than ± 22 V, the absolute maximum input voltage is equal to the supply voltage.

Package Type	θ_{JA}^*	θ_{JC}	Unit
8-Lead PDIP (P)	103	43	°C/W
8-Lead SOIC (S)	158	43	°C/W

* θ_{JA} is specified for worst-case conditions, i.e., θ_{JA} is specified for device in socket for PDIP package, and θ_{JA} is specified for device soldered to printed circuit board for SOIC package.

ORDERING GUIDE


Model	Temperature Range	Package Description	Package Option
OP07EP	0°C to 70°C	8-Lead PDIP	P-8
OP07CP	-40°C to +85°C	8-Lead PDIP	P-8
OP07CS	-40°C to +85°C	8-Lead SOIC	S-8
OP07CS-REEL	-40°C to +85°C	8-Lead SOIC	S-8
OP07CS-REEL7	-40°C to +85°C	8-Lead SOIC	S-8

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP07 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




OP07 – Typical Performance Characteristics




*TPC 1. Open-Loop Gain vs.
Temperature*




*TPC 2. Offset Voltage Change
due to Thermal Shock*




TPC 3. Warm-Up Drift




*TPC 4. Maximum Error vs.
Source Resistance*




*TPC 5. Maximum Error vs.
Source Resistance*




*TPC 6. Input Bias Current vs.
Differential Input Voltage*




*TPC 7. Input Bias Current vs.
Temperature*




*TPC 8. Input Offset Current
vs. Temperature*




TPC 9. Low Frequency Noise




TPC 10. Total Input Noise Voltage vs. Frequency




TPC 11. Input Wideband Noise vs. Bandwidth (0.1 Hz to Frequency Indicated)




TPC 12. CMRR vs. Frequency




TPC 13. PSRR vs. Frequency




TPC 14. Open-Loop Gain vs. Power Supply Voltage




TPC 15. Open-Loop Frequency Response



TPC 16. Closed-Loop Response for Various Gain Configurations




TPC 17. Maximum Output Swing vs. Frequency




TPC 18. Maximum Output Voltage vs. Load Resistance


OP07




TPC 19. Power Consumption vs. Power Supply




TPC 20. Output Short-Circuit Current vs. Time



TPC 21. Untrimmed Offset Voltage vs. Temperature



TPC 22. Trimmed Offset Voltage vs. Temperature



TPC 23. Offset Voltage Stability vs. Time

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 8-Bit μ P Compatible A/D Converters

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 8-Bit μ P Compatible A/D Converters

General Description

The ADC0801, ADC0802, ADC0803, ADC0804 and ADC0805 are CMOS 8-bit successive approximation A/D converters that use a differential potentiometric ladder—similar to the 256R products. These converters are designed to allow operation with the NSC800 and INS8080A derivative control bus with TRI-STATE® output latches directly driving the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor and no interfacing logic is needed.

Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features


- Compatible with 8080 μ P derivatives—no interfacing logic needed - access time - 135 ns
- Easy interface to all microprocessors, or operates "stand alone"

- Differential analog voltage inputs
- Logic inputs and outputs meet both MOS and TTL voltage level specifications
- Works with 2.5V (LM336) voltage reference
- On-chip clock generator
- 0V to 5V analog input voltage range with single 5V supply
- No zero adjust required
- 0.3" standard width 20-pin DIP package
- 20-pin molded chip carrier or small outline package
- Operates ratiometrically or with 5 VDC, 2.5 VDC, or analog span adjusted voltage reference

Key Specifications


- | | |
|-------------------|--|
| ■ Resolution | 8 bits |
| ■ Total error | $\pm \frac{1}{4}$ LSB, $\pm \frac{1}{2}$ LSB and ± 1 LSB |
| ■ Conversion time | 100 μ s |

Typical Applications



TL/H/5671-1

8080 Interface



TL/H/5671-31

Error Specification (Includes Full-Scale, Zero Error, and Non-Linearity)

Part Number	Full-Scale Adjusted	$V_{REF}/2 = 2.500$ VDC (No Adjustments)	$V_{REF}/2 =$ No Connection (No Adjustments)
ADC0801	$\pm \frac{1}{4}$ LSB		
ADC0802		$\pm \frac{1}{2}$ LSB	
ADC0803	$\pm \frac{1}{2}$ LSB		
ADC0804		± 1 LSB	
ADC0805			± 1 LSB

TRI-STATE® is a registered trademark of National Semiconductor Corp.
Z-80® is a registered trademark of Zilog Corp.

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 3)	6.5V
Voltage	
Logic Control Inputs	-0.3V to +18V
At Other Input and Outputs	-0.3V to (V_{CC} + 0.3V)
Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
Surface Mount Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Storage Temperature Range	-65°C to +150°C
Package Dissipation at $T_A = 25^\circ C$	875 mW
ESD Susceptibility (Note 10)	800V
Range of V_{CC}	4.5 V _{DC} to 6.3 V _{DC}
Temperature Range	$T_{MIN} \leq T_A \leq T_{MAX}$
ADC0801/02LJ, ADC0802LJ/883	-55°C $\leq T_A \leq +125^\circ C$
ADC0801/02/03/04LCJ	-40°C $\leq T_A \leq +85^\circ C$
ADC0801/02/03/05LCN	-40°C $\leq T_A \leq +85^\circ C$
ADC0804LCN	0°C $\leq T_A \leq +70^\circ C$
ADC0802/03/04LCV	0°C $\leq T_A \leq +70^\circ C$
ADC0802/03/04LCWM	0°C $\leq T_A \leq +70^\circ C$

Electrical Characteristics

The following specifications apply for $V_{CC} = 5$ V_{DC}, $T_{MIN} \leq T_A \leq T_{MAX}$ and $f_{CLK} = 640$ kHz unless otherwise specified.

Parameter	Conditions	Min	Typ	Max	Units
ADC0801: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm 1/4$	LSB
ADC0802: Total Unadjusted Error (Note 8)	$V_{REF}/2 = 2.500$ V _{DC}			$\pm 1/2$	LSB
ADC0803: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm 1/2$	LSB
ADC0804: Total Unadjusted Error (Note 8)	$V_{REF}/2 = 2.500$ V _{DC}			± 1	LSB
ADC0805: Total Unadjusted Error (Note 8)	$V_{REF}/2$ -No Connection			± 1	LSB
$V_{REF}/2$ Input Resistance (Pin 9)	ADC0801/02/03/05 ADC0804 (Note 9)	2.5 0.75	8.0 1.1		k Ω k Ω
Analog Input Voltage Range	(Note 4) $V(+)$ or $V(-)$	Gnd -0.05		$V_{CC} + 0.05$	V _{DC}
DC Common-Mode Error	Over Analog Input Voltage Range		$\pm 1/16$	$\pm 1/8$	LSB
Power Supply Sensitivity	$V_{CC} = 5$ V _{DC} $\pm 10\%$ Over Allowed $V_{IN}(+)$ and $V_{IN}(-)$ Voltage Range (Note 4)		$\pm 1/16$	$\pm 1/8$	LSB

AC Electrical Characteristics

The following specifications apply for $V_{CC} = 5$ V_{DC} and $T_A = 25^\circ C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
T_C	Conversion Time	$f_{CLK} = 640$ kHz (Note 6)	103		114	μs
T_C	Conversion Time	(Note 5, 6)	66		73	$1/f_{CLK}$
f_{CLK}	Clock Frequency	$V_{CC} = 5$ V, (Note 5)	100	640	1460	kHz
	Clock Duty Cycle	(Note 5)	40		60	%
CR	Conversion Rate in Free-Running Mode	INTR tied to WR with CS = 0 V _{DC} , $f_{CLK} = 640$ kHz	8770		9708	conv/s
$t_{W(WR)l}$	Width of WR Input (Start Pulse Width)	CS = 0 V _{DC} (Note 7)	100			ns
t_{ACC}	Access Time (Delay from Falling Edge of RD to Output Data Valid)	$C_L = 100$ pF		135	200	ns
t_{1H}, t_{0H}	TRI-STATE Control (Delay from Rising Edge of RD to Hi-Z State)	$C_L = 10$ pF, $R_L = 10k$ (See TRI-STATE Test Circuits)		125	200	ns
t_{WI}, t_{RI}	Delay from Falling Edge of WR or RD to Reset of INTR			300	450	ns
C_{IN}	Input Capacitance of Logic Control Inputs			5	7.5	pF
C_{OUT}	TRI-STATE Output Capacitance (Data Buffers)			5	7.5	pF
CONTROL INPUTS [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]						
$V_{IN}(1)$	Logical "1" Input Voltage (Except Pin 4 CLK IN)	$V_{CC} = 5.25$ V _{DC}	2.0		15	V _{DC}


AC Electrical Characteristics (Continued)

The following specifications apply for $V_{CC} = 5V_{DC}$ and $T_{MIN} \leq T_A \leq T_{MAX}$, unless otherwise specified.


Symbol	Parameter	Conditions	Min	Typ	Max	Units
CONTROL INPUTS [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]						
$V_{IN}(0)$	Logical "0" Input Voltage (Except Pin 4 CLK IN)	$V_{CC} = 4.75 V_{DC}$			0.8	V_{DC}
$I_{IN}(1)$	Logical "1" Input Current (All Inputs)	$V_{IN} = 5 V_{DC}$		0.005	1	μA_{DC}
$I_{IN}(0)$	Logical "0" Input Current (All Inputs)	$V_{IN} = 0 V_{DC}$	-1	-0.005		μA_{DC}
CLOCK IN AND CLOCK R						
V_{T+}	CLK IN (Pin 4) Positive Going Threshold Voltage		2.7	3.1	3.5	V_{DC}
V_{T-}	CLK IN (Pin 4) Negative Going Threshold Voltage		1.5	1.8	2.1	V_{DC}
V_H	CLK IN (Pin 4) Hysteresis $(V_{T+}) - (V_{T-})$		0.6	1.3	2.0	V_{DC}
$V_{OUT}(0)$	Logical "0" CLK R Output Voltage	$I_O = 360 \mu A$ $V_{CC} = 4.75 V_{DC}$			0.4	V_{DC}
$V_{OUT}(1)$	Logical "1" CLK R Output Voltage	$I_O = -360 \mu A$ $V_{CC} = 4.75 V_{DC}$	2.4			V_{DC}
DATA OUTPUTS AND INTR						
$V_{OUT}(0)$	Logical "0" Output Voltage Data Outputs INTR Output	$I_{OUT} = 1.6 mA, V_{CC} = 4.75 V_{DC}$ $I_{OUT} = 1.0 mA, V_{CC} = 4.75 V_{DC}$			0.4	V_{DC}
$V_{OUT}(1)$	Logical "1" Output Voltage	$I_O = -360 \mu A, V_{CC} = 4.75 V_{DC}$	2.4			V_{DC}
$V_{OUT}(1)$	Logical "1" Output Voltage	$I_O = -10 \mu A, V_{CC} = 4.75 V_{DC}$	4.5			V_{DC}
I_{OUT}	TRI-STATE Disabled Output Leakage (All Data Buffers)	$V_{OUT} = 0 V_{DC}$ $V_{OUT} = 5 V_{DC}$	-3		3	μA_{DC}
I_{SOURCE}		V_{OUT} Short to Gnd, $T_A = 25^\circ C$	4.5	6		mA_{DC}
I_{SINK}		V_{OUT} Short to $V_{CC}, T_A = 25^\circ C$	9.0	16		mA_{DC}
POWER SUPPLY						
I_{CC}	Supply Current (Includes Ladder Current) ADC0801/02/03/04LCJ/05 ADC0804LCN/LCV/LCW	$f_{CLK} = 640 kHz$, $V_{REF}/2 = NC, T_A = 25^\circ C$ and $\bar{CS} = 5V$			1.1 1.9	1.8 2.5 mA
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.						
Note 2: All voltages are measured with respect to Gnd, unless otherwise specified. The separate A Gnd point should always be wired to the D Gnd.						
Note 3: A zener diode exists, internally, from V_{CC} to Gnd and has a typical breakdown voltage of $7 V_{DC}$.						
Note 4: For $V_{IN}(-) > V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see block diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.						
Note 5: Accuracy is guaranteed at $f_{CLK} = 640 kHz$. At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275 ns.						
Note 6: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 2 and section 2.0.						
Note 7: The \bar{CS} input is assumed to bracket the \bar{WR} strobe input and therefore timing is dependent on the \bar{WR} pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the \bar{WR} pulse (see timing diagrams).						
Note 8: None of these A/Ds requires a zero adjust (see section 2.5.1). To obtain zero code at other analog input voltages see section 2.5 and Figure 5.						
Note 9: The $V_{REF}/2$ pin is the center point of a two-resistor divider connected from V_{CC} to ground. In all versions of the ADC0801, ADC0802, ADC0803, and ADC0805, and in the ADC0804LCJ, each resistor is typically $16 k\Omega$. In all versions of the ADC0804 except the ADC0804LCJ, each resistor is typically $2.2 k\Omega$.						
Note 10: Human body model, 100 pF discharged through a $1.5 k\Omega$ resistor.						

Typical Performance Characteristics


Logic Input Threshold Voltage vs. Supply Voltage




Delay From Falling Edge of RD to Output Data Valid vs. Load Capacitance




CLK IN Schmitt Trip Levels vs. Supply Voltage




f_{CLK} vs. Clock Capacitor




Full-Scale Error vs Conversion Time




Effect of Unadjusted Offset Error vs. V_{REF}/2 Voltage




Output Current vs Temperature




Power Supply Current vs Temperature (Note 9)





Linearity Error at Low V_{REF}/2 Voltages



TRI-STATE Test Circuits and Waveforms



Timing Diagrams (All timing is measured from the 50% voltage points)




Note: Read strobe must occur 8 clock periods (8/f_{CLK}) after assertion of interrupt to guarantee reset of INTR.


TL/H/5671-4

Typical Applications (Continued)


Self-Clocking Multiple A/Ds



External Clocking




Self-Clocking in Free-Running Mode




*After power-up, a momentary grounding of the WR input is needed to guarantee operation.


μ P Interface for Free-Running A/D



Operating with "Automotive" Ratiometric Transducers



Ratiometric with V_{REF}/2 Forced



Functional Description

1.0 UNDERSTANDING A/D ERROR SPECS


A perfect A/D transfer characteristic (staircase waveform) is shown in *Figure 1a*. The horizontal scale is analog input voltage and the particular points labeled are in steps of 1 LSB (19.53 mV with 2.5V tied to the $V_{REF}/2$ pin). The digital output codes that correspond to these inputs are shown as D-1, D, and D+1. For the perfect A/D, not only will center-value ($A - 1, A, A + 1, \dots$) analog inputs produce the correct output digital codes, but also each riser (the transitions between adjacent output codes) will be located $\pm 1/2$ LSB away from each center-value. As shown, the risers are ideal and have no width. Correct digital output codes will be provided for a range of analog input voltages that extend $\pm 1/2$ LSB from the ideal center-values. Each tread (the range of analog input voltage that provides the same digital output code) is therefore 1 LSB wide.

Figure 1b shows a worst case error plot for the ADC0801. All center-valued inputs are guaranteed to produce the correct output codes and the adjacent risers are guaranteed to be no closer to the center-value points than $\pm 1/4$ LSB. In


other words, if we apply an analog input equal to the center-value $\pm 1/4$ LSB, we guarantee that the A/D will produce the correct digital code. The maximum range of the position of the code transition is indicated by the horizontal arrow and it is guaranteed to be no more than $1/2$ LSB.

The error curve of *Figure 1c* shows a worst case error plot for the ADC0802. Here we guarantee that if we apply an analog input equal to the LSB analog voltage center-value the A/D will produce the correct digital code.


Next to each transfer function is shown the corresponding error plot. Many people may be more familiar with error plots than transfer functions. The analog input voltage to the A/D is provided by either a linear ramp or by the discrete output steps of a high resolution DAC. Notice that the error is continuously displayed and includes the quantization uncertainty of the A/D. For example the error at point 1 of *Figure 1a* is $+1/2$ LSB because the digital code appeared $1/2$ LSB in advance of the center-value of the tread. The error plots always have a constant negative slope and the abrupt upside steps are always 1 LSB in magnitude.



a) Accuracy = ± 0 LSB: A Perfect A/D



b) Accuracy = $\pm 1/4$ LSB



c) Accuracy = $\pm 1/2$ LSB






FIGURE 1. Clarifying the Error Specs of an A/D Converter

TL/H/5671-12

Functional Description (Continued)


2.0 FUNCTIONAL DESCRIPTION

The ADC0801 series contains a circuit equivalent of the 256R network. Analog switches are sequenced by successive approximation logic to match the analog difference input voltage [$V_{IN}(+) - V_{IN}(-)$] to a corresponding tap on the R network. The most significant bit is tested first and after 8 comparisons (64 clock cycles) a digital 8-bit binary code (1111 1111 = full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). A conversion in process can be interrupted by issuing a second start command. The device may be operated in the free-running mode by connecting INTR to the WR input with CS=0. To ensure start-up under all possible conditions, an external WR pulse is required during the first power-up cycle.

On the high-to-low transition of the WR input the internal SAR latches and the shift register stages are reset. As long as the CS input and WR input remain low, the A/D will remain in a reset state. *Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.*

A functional diagram of the A/D converter is shown in *Figure 2*. All of the package pinouts are shown and the major logic control paths are drawn in heavier weight lines.

The converter is started by having CS and WR simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the Interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 8-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either WR or CS is a "1") the start F/F is reset and the 8-bit shift register then can have the "1" clocked in, which starts the conversion process. If the set signal were to still be present, this reset pulse would have no effect (both outputs of the start F/F would momentarily be at a "1" level) and the 8-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide CS and WR signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.



TL/H/5671-13

Note 1: CS shown twice for clarity.

Note 2: SAR = Successive Approximation Register.

FIGURE 2. Block Diagram

Functional Description (Continued)

After the "1" is clocked through the 8-bit shift register (which completes the SAR search) it appears as the input to the D-type latch, LATCH 1. As soon as this "1" is output from the shift register, the AND gate, G2, causes the new digital word to transfer to the TRI-STATE output latches. When LATCH 1 is subsequently enabled, the Q output makes a high-to-low transition which causes the INTR F/F to set. An inverting buffer then supplies the INTR input signal.

Note that this SET control of the INTR F/F remains low for 8 of the external clock periods (as the internal clocks run at $\frac{1}{8}$ of the frequency of the external clock). If the data output is continuously enabled (CS and RD both held low), the INTR output will still signal the end of conversion (by a high-to-low transition), because the SET input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level in this operating mode. This INTR output will therefore stay low for the duration of the SET signal, which is 8 periods of the external clock frequency (assuming the A/D is not started during this interval).

When operating in the free-running or continuous conversion mode (INTR pin tied to WR and CS wired low—see also section 2.8), the START F/F is SET by the high-to-low transition of the INTR signal. This resets the SHIFT REGISTER which causes the input to the D-type latch, LATCH 1, to go low. As the latch enable input is still present, the Q output will go high, which then allows the INTR F/F to be RESET. This reduces the width of the resulting INTR output pulse to only a few propagation delays (approximately 300 ns).

When data is to be read, the combination of both CS and RD being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled to provide the 8-bit digital outputs.

2.1 Digital Control Inputs

The digital control inputs (CS, RD, and WR) meet standard T₂L logic voltage levels. These signals have been renamed when compared to the standard A/D Start and Output Enable labels. In addition, these inputs are active low to allow an easy interface to microprocessor control busses. For non-microprocessor based applications, the CS input (pin 1) can be grounded and the standard A/D Start function is obtained by an active low pulse applied at the WR input (pin 3) and the Output Enable function is caused by an active low pulse at the RD input (pin 2).

2.2 Analog Differential Voltage Inputs and Common-Mode Rejection

This A/D has additional applications flexibility due to the analog differential voltage input. The V_{IN}(+) input (pin 7) can be used to automatically subtract a fixed voltage value from the input reading (tare correction). This is also useful in 4 mA–20 mA current loop conversion. In addition, common-mode noise can be reduced by use of the differential input.

The time interval between sampling V_{IN}(+) and V_{IN}(-) is 4½ clock periods. The maximum error voltage due to this

slight time difference between the input voltage samples is given by:

$$\Delta V_e(\text{MAX}) = (V_p) (2\pi f_{cm}) \left(\frac{4.5}{f_{CLK}} \right),$$

where:

ΔV_e is the error voltage due to sampling delay

V_p is the peak value of the common-mode voltage

f_{cm} is the common-mode frequency

As an example, to keep this error to ¼ LSB (~ 5 mV) when operating with a 60 Hz common-mode frequency, f_{cm} , and using a 640 kHz A/D clock, f_{CLK} , would allow a peak value of the common-mode voltage, V_p , which is given by:

$$V_p = \frac{[\Delta V_e(\text{MAX})] (f_{CLK})}{(2\pi f_{cm})} (4.5)$$

or

$$V_p = \frac{(5 \times 10^{-3}) (640 \times 10^3)}{(6.28) (60)} (4.5)$$

which gives

$$V_p \approx 1.9V.$$

The allowed range of analog input voltages usually places more severe restrictions on input common-mode noise levels.


An analog input voltage with a reduced span and a relatively large zero offset can be handled easily by making use of the differential input (see section 2.4 Reference Voltage).

2.3 Analog Inputs

2.3.1 Input Current

Normal Mode

Due to the internal switching action, displacement currents will flow at the analog inputs. This is due to on-chip stray capacitance to ground as shown in Figure 3.



TL/H/5671-14

r_{ON} of SW 1 and SW 2 $\approx 5 \text{ k}\Omega$

$r = r_{ON} C_{STRAY} \approx 5 \text{ k}\Omega \times 12 \text{ pF} = 60 \text{ ns}$

FIGURE 3. Analog Input Impedance

Functional Description (Continued)

2.5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal that does not go to ground) this new zero reference should be properly adjusted first. A $V_{IN}(+)$ voltage that equals this desired zero reference plus $\frac{1}{2}$ LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to pin 6 and the zero reference voltage at pin 7 should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.

The full-scale adjustment should then be made (with the proper $V_{IN}(-)$ voltage applied) by forcing a voltage to the $V_{IN}(+)$ input which is given by:

$$V_{IN}(+)_{fs\ adj} = V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{256} \right],$$

where:

V_{MAX} = The high end of the analog input range


and

V_{MIN} = the low end (the offset zero) of the analog range. (Both are ground referenced.)

The $V_{REF}/2$ (or V_{CC}) voltage is then adjusted to provide a code change from FE_{HEX} to FF_{HEX}. This completes the adjustment procedure.

2.6 Clocking Option

The clock for the A/D can be derived from the CPU clock or an external RC can be added to provide self-clocking. The CLK IN (pin 4) makes use of a Schmitt trigger as shown in Figure 6.



TL/H/5671-17

FIGURE 6. Self-Clocking the A/D

Heavy capacitive or DC loading of the clock R pin should be avoided as this will disturb normal converter operation. Loads less than 50 pF, such as driving up to 7 A/D converter clock inputs from a single clock R pin of 1 converter, are allowed. For larger clock line loading, a CMOS or low power TTL buffer or PNP input logic should be used to minimize the loading on the clock R pin (do not use a standard TTL buffer).

2.7 Restart During a Conversion

If the A/D is restarted (\overline{CS} and \overline{WR} go low and return high) during a conversion, the converter is reset and a new conversion is started. The output data latch is not updated if the

conversion in process is not allowed to be completed, therefore the data of the previous conversion remains in this latch. The \overline{INTR} output simply remains at the "1" level.

2.8 Continuous Conversations

For operation in the free-running mode an initializing pulse should be used, following power-up, to ensure circuit operation. In this application, the \overline{CS} input is grounded and the \overline{WR} input is tied to the \overline{INTR} output. This \overline{WR} and \overline{INTR} node should be momentarily forced to logic low following a power-up cycle to guarantee operation.

2.9 Driving the Data Bus

This MOS A/D, like MOS microprocessors and memories, will require a bus driver when the total capacitance of the data bus gets large. Other circuitry, which is tied to the data bus, will add to the total capacitive loading, even in TRI-STATE (high impedance mode). Backplane bussing also greatly adds to the stray capacitance of the data bus.

There are some alternatives available to the designer to handle this problem. Basically, the capacitive loading of the data bus slows down the response time, even though DC specifications are still met. For systems operating with a relatively slow CPU clock frequency, more time is available in which to establish proper logic levels on the bus and therefore higher capacitive loads can be driven (see typical characteristics curves).

At higher CPU clock frequencies time can be extended for I/O reads (and/or writes) by inserting wait states (8080) or using clock extending circuits (6800).

Finally, if time is short and capacitive loading is high, external bus drivers must be used. These can be TRI-STATE buffers (low power Schottky such as the DM74LS240 series is recommended) or special higher drive current products which are designed as bus drivers. High current bipolar bus drivers with PNP inputs are recommended.

2.10 Power Supplies

Noise spikes on the V_{CC} supply line can cause conversion errors as the comparator will respond to this noise. A low inductance tantalum filter capacitor should be used close to the converter V_{CC} pin and values of 1 μ F or greater are recommended. If an unregulated voltage is available in the system, a separate LM340LAZ-5.0, TO-92, 5V voltage regulator for the converter (and other analog circuitry) will greatly reduce digital noise on the V_{CC} supply.

2.11 Wiring and Hook-Up Precautions

Standard digital wire wrap sockets are not satisfactory for breadboarding this A/D converter. Sockets on PC boards can be used and all logic signal wires and leads should be grouped and kept as far away as possible from the analog signal leads. Exposed leads to the analog inputs can cause undesired digital noise and hum pickup, therefore shielded leads may be necessary in many applications.

Functional Description (Continued)

A single point analog ground that is separate from the logic ground points should be used. The power supply bypass capacitor and the self-clocking capacitor (if used) should both be returned to digital ground. Any V_{REF}/2 bypass capacitors, analog input filter capacitors, or input signal shielding should be returned to the analog ground point. A test for proper grounding is to measure the zero error of the A/D converter. Zero errors in excess of $\frac{1}{4}$ LSB can usually be traced to improper board layout and wiring (see section 2.5.1 for measuring the zero error).

3.0 TESTING THE A/D CONVERTER

There are many degrees of complexity associated with testing an A/D converter. One of the simplest tests is to apply a known analog input voltage to the converter and use LEDs to display the resulting digital output code as shown in Figure 7.

For ease of testing, the V_{REF}/2 (pin 9) should be supplied with 2.560 V_{DC} and a V_{CC} supply voltage of 5.12 V_{DC} should be used. This provides an LSB value of 20 mV.

If a full-scale adjustment is to be made, an analog input voltage of 5.090 V_{DC} (5.120 - 1/2 LSB) should be applied to the V_{IN}(+) pin with the V_{IN}(-) pin grounded. The value of the V_{REF}/2 input voltage should then be adjusted until the digital output code is just changing from 1111 1110 to 1111 1111. This value of V_{REF}/2 should then be used for all the tests.

The digital output LED display can be decoded by dividing the 8 bits into 2 hex characters, the 4 most significant (MS) and the 4 least significant (LS). Table I shows the fractional binary equivalent of these two 4-bit groups. By adding the voltages obtained from the "VMS" and "VLS" columns in Table I, the nominal value of the digital display (when

V_{REF}/2 = 2.560V) can be determined. For example, for an output LED display of 1011 0110 or B6 (in hex), the voltage values from the table are 3.520 + 0.120 or 3.640 V_{DC}. These voltage values represent the center-values of a perfect A/D converter. The effects of quantization error have to be accounted for in the interpretation of the test results.

For a higher speed test system, or to obtain plotted data, a digital-to-analog converter is needed for the test set-up. An accurate 10-bit DAC can serve as the precision voltage source for the A/D. Errors of the A/D under test can be expressed as either analog voltages or differences in 2 digital words.

A basic A/D tester that uses a DAC and provides the error as an analog output voltage is shown in Figure 8. The 2 op amps can be eliminated if a lab DVM with a numerical subtraction feature is available to read the difference voltage, "A-C", directly. The analog input voltage can be supplied by a low frequency ramp generator and an X-Y plotter can be used to provide analog error (Y axis) versus analog input (X axis).

For operation with a microprocessor or a computer-based test system, it is more convenient to present the errors digitally. This can be done with the circuit of Figure 9, where the output code transitions can be detected as the 10-bit DAC is incremented. This provides $\frac{1}{4}$ LSB steps for the 8-bit A/D under test. If the results of this test are automatically plotted with the analog input on the X axis and the error (in LSB's) as the Y axis, a useful transfer function of the A/D under test results. For acceptance testing, the plot is not necessary and the testing speed can be increased by establishing internal limits on the allowed error for each code.

4.0 MICROPROCESSOR INTERFACING

To discuss the interface with 8080A and 6800 microprocessors, a common sample subroutine structure is used. The microprocessor starts the A/D, reads and stores the results of 16 successive conversions, then returns to the user's program. The 16 data bytes are stored in 16 successive memory locations. All Data and Addresses will be given in hexadecimal form. Software and hardware details are provided separately for each type of microprocessor.

4.1 Interfacing 8080 Microprocessor Derivatives (8048, 8085)

This converter has been designed to directly interface with derivatives of the 8080 microprocessor. The A/D can be mapped into memory space (using standard memory address decoding for CS and the MEMR and MEMW strobes) or it can be controlled as an I/O device by using the I/O R and I/O W strobes and decoding the address bits A0 → A7 (or address bits A8 → A15 as they will contain the same 8-bit address information) to obtain the CS input. Using the I/O space provides 256 additional addresses and may allow a simpler 8-bit address decoder but the data can only be input to the accumulator. To make use of the additional memory reference instructions, the A/D should be mapped into memory space. An example of an A/D in I/O space is shown in Figure 10.




FIGURE 7. Basic A/D Tester

Functional Description (Continued)




FIGURE 8. A/D Tester with Analog Error Output



TL/H/5671-19

FIGURE 9. Basic "Digital" A/D Tester

TABLE I. DECODING THE DIGITAL OUTPUT LEDS

HEX	BINARY	FRACTIONAL BINARY VALUE FOR		OUTPUT VOLTAGE CENTER VALUES WITH $V_{REF}/2 = 2.560 \text{ V}_{DC}$	
		MS GROUP	LS GROUP	VMS GROUP*	VLS GROUP*
F	1 1 1 1	15/16	15/256	4.800	0.300
E	1 1 1 0	7/8	7/128	4.480	0.280
D	1 1 0 1	13/16	13/256	4.160	0.260
C	1 1 0 0	3/4	3/64	3.840	0.240
B	1 0 1 1	11/16	11/256	3.520	0.220
A	1 0 1 0	5/8	5/128	3.200	0.200
9	1 0 0 1	9/16	9/256	2.880	0.180
8	1 0 0 0	1/2	1/32	2/560	0.160
7	0 1 1 1	7/16	7/256	2.240	0.140
6	0 1 1 0	3/8	3/128	1.920	0.120
5	0 1 0 1	5/16	2/256	1.600	0.100
4	0 1 0 0	1/4	1/64	1/280	0.080
3	0 0 1 1	3/16	3/256	0.960	0.060
2	0 0 1 0	1/8	1/128	0.640	0.040
1	0 0 0 1	1/16	1/256	0.320	0.020
0	0 0 0 0			0	0

*Display Output = VMS Group + VLS Group


Ordering Information

TEMP RANGE		0°C TO 70°C	0°C TO 70°C	0°C TO 70°C	-40°C TO +85°C
ERROR	± 1/4 Bit Adjusted				ADC0801LCN
	± 1/2 Bit Unadjusted	ADC0802LCWM	ADC0802LCV		ADC0802LCN
	± 1/2 Bit Adjusted	ADC0803LCWM	ADC0803LCV		ADC0803LCN
	± 1Bit Unadjusted	ADC0804LCWM	ADC0804LCV	ADC0804LCN	ADC0805LCN
PACKAGE OUTLINE		M20B—Small Outline	V20A—Chip Carrier	N20A—Molded DIP	

TEMP RANGE		-40°C TO +85°C	-55°C TO +125°C
ERROR	± 1/4 Bit Adjusted	ADC0801LCJ	ADC0801LJ
	± 1/2 Bit Unadjusted	ADC0802LCJ	ADC0802LJ, ADC0802LJ/883
	± 1/2 Bit Adjusted	ADC0803LCJ	
	± 1Bit Unadjusted	ADC0804LCJ	
PACKAGE OUTLINE		J20A—Cavity DIP	J20A—Cavity DIP


Connection Diagrams

ADC080X
Dual-In-Line and Small Outline (SO) Packages



TL/H/5671-30

ADC080X
Molded Chip Carrier (PCC) Package



TL/H/5671-32

See Ordering Information

Features

- Compatible with MCS®-51 Products
- 4K Bytes of In-System Programmable (ISP) Flash Memory
 - Endurance: 1000 Write/Erase Cycles
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 128 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Two 16-bit Timer/Counters
- Six Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag
- Fast Programming Time
- Flexible ISP Programming (Byte and Page Mode)

Description

The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K bytes of In-System Programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.




8-bit Microcontroller with 4K Bytes In-System Programmable Flash

AT89S51




Pin Configurations


PDIP




PLCC




TQFP



PDIP



Block Diagram





Absolute Maximum Ratings*

Operating Temperature.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-1.0V to +7.0V
Maximum Operating Voltage	6.6V
DC Output Current.....	15.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

The values shown in this table are valid for $T_A = -40^\circ\text{C}$ to 85°C and $V_{CC} = 4.0\text{V}$ to 5.5V , unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
V_{IL}	Input Low Voltage	(Except EA)	-0.5	0.2 V_{CC} -0.1	V
V_{IL1}	Input Low Voltage (EA)		-0.5	0.2 V_{CC} -0.3	V
V_{IH}	Input High Voltage	(Except XTAL1, RST)	0.2 V_{CC} +0.9	V_{CC} +0.5	V
V_{IH1}	Input High Voltage	(XTAL1, RST)	0.7 V_{CC}	V_{CC} +0.5	V
V_{OL}	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	$I_{OL} = 1.6\text{ mA}$		0.45	V
V_{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	$I_{OL} = 3.2\text{ mA}$		0.45	V
V_{OH}	Output High Voltage (Ports 1,2,3, ALE, PSEN)	$I_{OH} = -60\text{ }\mu\text{A}, V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -25\text{ }\mu\text{A}$	0.75 V_{CC}		V
		$I_{OH} = -10\text{ }\mu\text{A}$	0.9 V_{CC}		V
V_{OH1}	Output High Voltage (Port 0 in External Bus Mode)	$I_{OH} = -800\text{ }\mu\text{A}, V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -300\text{ }\mu\text{A}$	0.75 V_{CC}		V
		$I_{OH} = -80\text{ }\mu\text{A}$	0.9 V_{CC}		V
I_{IL}	Logical 0 Input Current (Ports 1,2,3)	$V_{IN} = 0.45\text{V}$		-50	μA
I_{TL}	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2\text{V}, V_{CC} = 5\text{V} \pm 10\%$		-650	μA
I_{LI}	Input Leakage Current (Port 0, EA)	$0.45 < V_{IN} < V_{CC}$		± 10	μA
$RRST$	Reset Pulldown Resistor		50	300	$\text{k}\Omega$
C_{IO}	Pin Capacitance	Test Freq. = 1 MHz, $T_A = 25^\circ\text{C}$		10	pF
		Active Mode, 12 MHz		25	mA
I_{CC}	Power Supply Current	Idle Mode, 12 MHz		6.5	mA
	Power-down Mode ⁽²⁾	$V_{CC} = 5.5\text{V}$		50	μA

- Notes:
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
Maximum I_{OL} per port pin: 10 mA
Maximum I_{OL} per 8-bit port:
Port 0: 26 mA Ports 1, 2, 3: 15 mA
Maximum total I_{OL} for all output pins: 71 mA
If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
 - Minimum V_{CC} for Power-down is 2V.

AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other outputs = 80 pF.


External Program and Data Memory Characteristics

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
t_{CLCL}	Oscillator Frequency			0	33	MHz
t_{LHLL}	ALE Pulse Width	127		$2t_{CLCL}-40$		ns
t_{AVLL}	Address Valid to ALE Low	43		$t_{CLCL}-25$		ns
t_{LLAX}	Address Hold After ALE Low	48		$t_{CLCL}-25$		ns
t_{LLIV}	ALE Low to Valid Instruction In		233		$4t_{CLCL}-65$	ns
t_{LLPL}	ALE Low to PSEN Low	43		$t_{CLCL}-25$		ns
t_{PLPH}	PSEN Pulse Width	205		$3t_{CLCL}-45$		ns
t_{PLIV}	PSEN Low to Valid Instruction In		145		$3t_{CLCL}-60$	ns
t_{PXIX}	Input Instruction Hold After PSEN	0		0		ns
t_{PXIZ}	Input Instruction Float After PSEN		59		$t_{CLCL}-25$	ns
t_{PXAV}	PSEN to Address Valid	75		$t_{CLCL}-8$		ns
t_{AVIV}	Address to Valid Instruction In		312		$5t_{CLCL}-80$	ns
t_{PLAZ}	PSEN Low to Address Float		10		10	ns
t_{RLRH}	RD Pulse Width	400		$6t_{CLCL}-100$		ns
t_{WLWH}	WR Pulse Width	400		$6t_{CLCL}-100$		ns
t_{RLDV}	RD Low to Valid Data In		252		$5t_{CLCL}-90$	ns
t_{RHDX}	Data Hold After RD	0		0		ns
t_{RHDZ}	Data Float After RD		97		$2t_{CLCL}-28$	ns
t_{LLDV}	ALE Low to Valid Data In		517		$8t_{CLCL}-150$	ns
t_{AVDV}	Address to Valid Data In		585		$9t_{CLCL}-165$	ns
t_{LLWL}	ALE Low to RD or WR Low	200	300	$3t_{CLCL}-50$	$3t_{CLCL}+50$	ns
t_{AVWL}	Address to RD or WR Low	203		$4t_{CLCL}-75$		ns
t_{QVWX}	Data Valid to WR Transition	23		$t_{CLCL}-30$		ns
t_{QVWH}	Data Valid to WR High	433		$7t_{CLCL}-130$		ns
t_{WHQX}	Data Hold After WR	33		$t_{CLCL}-25$		ns
t_{RLAZ}	RD Low to Address Float		0		0	ns
t_{WHLH}	RD or WR High to ALE High	43	123	$t_{CLCL}-25$	$t_{CLCL}+25$	ns



TLP434A Ultra Small Transmitter

**Easy-Link
Wireless**



pin 1 : GND
pin 2 : Data In
pin 3 : Vcc
pin 4 : Antenna (RF output)

Frequency 315, 418 and 433.92 Mhz


Modulation : ASK
Operation Voltage : 2 - 12 VDC

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Vcc	Operating supply voltage		2.0	-	12.0	V
Icc 1	Peak Current (2V)		-	-	1.64	mA
Icc 2	Peak Current (12V)		-	-	19.4	mA
Vh	Input High Voltage	Idata= 100uA (High)	Vcc-0.5	Vcc	Vcc+0.5	V
VL	Input Low Voltage	Idata = 0 uA (Low)	-	-	0.3	V
FO	Absolute Frequency	315Mhz module	314.8	315	315.2	MHz
PO	RF Output Power- 50ohm	Vcc = 9V-12V	-	16	-	dBm
		Vcc = 5V-6V	-	14	-	dBm
DR	Data Rate	External Encoding	512	4.8K	200K	bps

Notes : (Case Temperature : 25°C + 2°C , Test Load Impedance 50 ohm)


Application Circuit :

Typical Key-chain Transmitter using HT12E-18DIP, a Binary 12 bit Encoder from Holtek Semiconductor Inc.

**Laipac Technology, Inc.**

105 West Beaver Creek Rd. Unit 207 Richmond Hill Ontario L4B 1C6 Canada
Tel: (905)762-1228 Fax: (905)763-1737 e-mail: info@laipac.com

**LAIPAC
TECH**

RLP434A SAW Based Receiver

pin 1 : Gnd
pin 2 : Digital Data Output
pin 3 : Linear Output / Test
pin 4 : Vcc
pin 5 : Vcc
pin 6 : Gnd
pin 7 : Gnd
pin 8 : Antenna


Frequency 315, 418 and 433.92 Mhz

Modulation : ASK
Supply Voltage : 3.3 - 6.0 VDC
Output : Digital & Linear

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Vcc	Operating supply voltage		3.3	5.0V	6.0	V
Itot	Operating Current		-	4.5	-	mA
Vdata	Data Out	Idata = 200 uA (High)	Vcc-0.5	-	Vcc	V
		Idata = -10 uA (Low)	-	-	0.3	V
Electrical Characteristics						
Characteristics	SYM	Min	Typ	Max	Unit	
Operation Radio Frequency	FC	315, 418 and 433.92				MHz
Sensitivity	Pref	-110				dBm
Channel Width		+500				Khz
Noise Equivalent BW		4				Khz
Receiver Turn On Time		5				ms
Operation Temperature	Top	-20	-	80	C	
Baseboard Data Rate		4.8				KHz

Application Circuit :

Typical RF Receiver using HT12D-18DIP, a Binary 12 bit Decoder with 8 bit uC HT48RXX from Holtek Semiconductor Inc.





HT12A/HT12E

2¹² Series of Encoders

Features

- Operating voltage
 - 2.4V~5V for the HT12A
 - 2.4V~12V for the HT12E
- Low power and high noise immunity CMOS technology
- Low standby current: 0.1μA (typ.) at V_{DD}=5V
- HT12A with a 38kHz carrier for infrared transmission medium
- Minimum transmission word
 - Four words for the HT12E
 - One word for the HT12A
- Built-in oscillator needs only 5% resistor
- Data code has positive polarity
- Minimal external components
- HT12A/E: 18-pin DIP/20-pin SOP package

Applications

- Burglar alarm system
- Smoke and fire alarm system
- Garage door controllers
- Car door controllers
- Car alarm system
- Security system
- Cordless telephones
- Other remote control systems

General Description

The 2¹² encoders are a series of CMOS LSIs for remote control system applications. They are capable of encoding information which consists of N address bits and 12-N data bits. Each address/data input can be set to one of the two logic states. The programmed addresses/data are transmitted together with the header bits

via an RF or an infrared transmission medium upon receipt of a trigger signal. The capability to select a $\overline{\text{TE}}$ trigger on the HT12E or a DATA trigger on the HT12A further enhances the application flexibility of the 2¹² series of encoders. The HT12A additionally provides a 38kHz carrier for infrared systems.

Selection Table


Part No.	Function	Address No.	Address/ Data No.	Data No.	Oscillator	Trigger	Package	Carrier Output	Negative Polarity
HT12A		8	0	4	455kHz resonator	D8-D11	18 DIP 20 SOP	38kHz	No
HT12E		8	4	0	RC oscillator	$\overline{\text{TE}}$	18 DIP 20 SOP	No	No

Note: Address/Data represents pins that can be address or data according to the decoder requirement.

Block Diagram


$\overline{\text{TE}}$ trigger

HT12E



DATA trigger

HT12A



Note: The address data pins are available in various combinations (refer to the address/data table).

Pin Assignment

**8-Address
4-Data**

A0	1	18	VDD
A1	2	17	DOUT
A2	3	16	X1
A3	4	15	X2
A4	5	14	L/MB
A5	6	13	D11
A6	7	12	D10
A7	8	11	D9
VSS	9	10	D8

**HT12A
- 18 DIP**
**8-Address
4-Data**

NC	1	20	NC
A0	2	19	VDD
A1	3	18	DOUT
A2	4	17	X1
A3	5	16	X2
A4	6	15	L/MB
A5	7	14	D11
A6	8	13	D10
A7	9	12	D9
VSS	10	11	D8

**HT12A
- 20 SOP**
**8-Address
4-Address/Data**

A0	1	18	VDD
A1	2	17	DOUT
A2	3	16	OSC1
A3	4	15	OSC2
A4	5	14	TE
A5	6	13	AD11
A6	7	12	AD10
A7	8	11	AD9
VSS	9	10	AD8

**HT12E
- 18 DIP**
**8-Address
4-Address/Data**

NC	1	20	NC
A0	2	19	VDD
A1	3	18	DOUT
A2	4	17	OSC1
A3	5	16	OSC2
A4	6	15	TE
A5	7	14	AD11
A6	8	13	AD10
A7	9	12	AD9
VSS	10	11	AD8

**HT12E
- 20 SOP**

Pin Description


Pin Name	I/O	Internal Connection	Description
A0~A7	I	CMOS IN Pull-high (HT12A) NMOS TRANSMISSION GATE PROTECTION DIODE (HT12E)	Input pins for address A0~A7 setting These pins can be externally set to VSS or left open
AD8~AD11	I	NMOS TRANSMISSION GATE PROTECTION DIODE (HT12E)	Input pins for address/data AD8~AD11 setting These pins can be externally set to VSS or left open
D8~D11	I	CMOS IN Pull-high	Input pins for data D8~D11 setting and transmission enable, active low These pins should be externally set to VSS or left open (see Note)
DOUT	O	CMOS OUT	Encoder data serial transmission output
L/MB	I	CMOS IN Pull-high	Latch/Momentary transmission format selection pin: Latch: Floating or VDD Momentary: VSS

Pin Name	I/O	Internal Connection	Description
TE	I	CMOS IN Pull-high	Transmission enable, active low (see Note)
OSC1	I	OSCILLATOR 1	Oscillator input pin
OSC2	O	OSCILLATOR 1	Oscillator output pin
X1	I	OSCILLATOR 2	455kHz resonator oscillator input
X2	O	OSCILLATOR 2	455kHz resonator oscillator output
VSS	I	—	Negative power supply, grounds
VDD	I	—	Positive power supply

Note: D8~D11 are all data input and transmission enable pins of the HT12A.

TE is a transmission enable pin of the HT12E.

Approximate internal connections



Absolute Maximum Ratings

Supply Voltage (HT12A)	-0.3V to 5.5V	Supply Voltage (HT12E)	-0.3V to 13V
Input Voltage.....	V _{SS} -0.3 to V _{DD} +0.3V	Storage Temperature.....	-50°C to 125°C
Operating Temperature.....	-20°C to 75°C		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Electrical Characteristics

HT12A

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V_{DD}	Conditions				
V _{DD}	Operating Voltage	—	—	2.4	3	5	V
I _{STB}	Standby Current	3V	Oscillator stops	—	0.1	1	μA
		5V		—	0.1	1	μA
I _{DD}	Operating Current	3V	No load f _{OSC} =455kHz	—	200	400	μA
		5V		—	400	800	μA
I _{DOUT}	Output Drive Current	5V	V _{OH} =0.9V _{DD} (Source)	-1	-1.6	—	mA
			V _{OL} =0.1V _{DD} (Sink)	2	3.2	—	mA
V _{IH}	"H" Input Voltage	—	—	0.8V _{DD}	—	V _{DD}	V
V _{IL}	"L" Input Voltage	—	—	0	—	0.2V _{DD}	V
R _{DATA}	D8~D11 Pull-high Resistance	5V	V _{DATA} =0V	—	150	300	kΩ

HT12E


Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V_{DD}	Conditions				
V _{DD}	Operating Voltage	—	—	2.4	5	12	V
I _{STB}	Standby Current	3V	Oscillator stops	—	0.1	1	μA
		12V		—	2	4	μA
I _{DD}	Operating Current	3V	No load f _{OSC} =3kHz	—	40	80	μA
		12V		—	150	300	μA
I _{DOUT}	Output Drive Current	5V	V _{OH} =0.9V _{DD} (Source)	-1	-1.6	—	mA
			V _{OL} =0.1V _{DD} (Sink)	1	1.6	—	mA
V _{IH}	"H" Input Voltage	—	—	0.8V _{DD}	—	V _{DD}	V
V _{IL}	"L" Input Voltage	—	—	0	—	0.2V _{DD}	V
f _{OSC}	Oscillator Frequency	5V	R _{OSC} =1.1MΩ	—	3	—	kHz
R _{TE}	TE Pull-high Resistance	5V	V _{TE} =0V	—	1.5	3	MΩ


Functional Description

Operation


The 2¹² series of encoders begin a 4-word transmission cycle upon receipt of a transmission enable (TE for the HT12E or D8~D11 for the HT12A, active low). This cycle will repeat itself as long as the transmission enable (TE or D8~D11) is held low. Once the transmission enable returns high the encoder output completes its final cycle and then stops as shown below.



Transmission timing for the HT12E



Transmission timing for the HT12A (L/MB=Floating or VDD)




Transmission timing for the HT12A (L/MB=VSS)

Information word

If L/MB=1 the device is in the latch mode (for use with the latch type of data decoders). When the transmission enable is removed during a transmission, the DOUT pin outputs a complete word and then stops. On the other hand, if L/MB=0 the device is in the momentary mode (for use with the momentary type of data decoders). When the transmission enable is removed during a transmission, the DOUT outputs a complete word and then adds 7 words all with the "1" data code.


An information word consists of 4 periods as illustrated below.




Composition of information

Address/data waveform


Each programmable address/data pin can be externally set to one of the following two logic states as shown below.



Address/Data bit waveform for the HT12E



Address/Data bit waveform for the HT12A

Oscillator frequency vs supply voltage


The recommended oscillator frequency is f_{OSCD} (decoder) $\cong 50 f_{OSCE}$ (HT12E encoder)

$$\cong \frac{1}{3} f_{OSCE}$$
 (HT12A encoder)



2¹² Series of Decoders

Features

- Operating voltage: 2.4V~12V
- Low power and high noise immunity CMOS technology
- Low standby current
- Capable of decoding 12 bits of information
- Pair with Holtek's 2¹² series of encoders
- Binary address setting
- Received codes are checked 3 times

- Address/Data number combination
 - HT12D: 8 address bits and 4 data bits
 - HT12F: 12 address bits only
- Built-in oscillator needs only 5% resistor
- Valid transmission indicator
- Easy interface with an RF or an infrared transmission medium
- Minimal external components

Applications

- Burglar alarm system
- Smoke and fire alarm system
- Garage door controllers
- Car door controllers
- Car alarm system
- Security system
- Cordless telephones
- Other remote control systems

General Description

The 2¹² decoders are a series of CMOS LSIs for remote control system applications. They are paired with Holtek's 2¹² series of encoders (refer to the encoder/decoder cross reference table). For proper operation, a pair of encoder/decoder with the same number of addresses and data format should be chosen.

The decoders receive serial addresses and data from a programmed 2¹² series of encoders that are transmitted by a carrier using an RF or an IR transmission medium. They compare the serial input data three times continuously with

their local addresses. If no error or unmatched codes are found, the input data codes are decoded and then transferred to the output pins. The VT pin also goes high to indicate a valid transmission.

The 2¹² series of decoders are capable of decoding informations that consist of N bits of address and 12-N bits of data. Of this series, the HT12D is arranged to provide 8 address bits and 4 data bits, and HT12F is used to decode 12 bits of address information.

Selection Table

Part No.	Function	Address No.	Data		VT	Oscillator	Trigger	Package
			No.	Type				
HT12D		8	4	L	✓	RC oscillator	DIN active "Hi"	18 DIP/20 SOP
HT12F		12	0	—	✓	RC oscillator	DIN active "Hi"	18 DIP/20 SOP


Notes: Data type: L stands for latch type data output.

VT can be used as a momentary data output.

Pin Description

Pin Name	I/O	Internal Connection	Description
A0~A11	I	NMOS TRANSMISSION GATE	Input pins for address A0~A11 setting They can be externally set to VDD or VSS.
D8-D11	O	CMOS OUT	Output data pins
DIN	I	CMOS IN	Serial data input pin
VT	O	CMOS OUT	Valid transmission, active high
OSC1	I	OSCILLATOR	Oscillator input pin
OSC2	O	OSCILLATOR	Oscillator output pin
VSS	I	—	Negative power supply (GND)
VDD	I	—	Positive power supply

Approximate internal connection circuits



Absolute Maximum Ratings


Supply Voltage.....	-0.3V to 13V	Storage Temperature.....	-50°C to 125°C
Input Voltage.....	V _{SS} -0.3 to V _{DD} +0.3V	Operating Temperature	-20°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Electrical Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
V _{DD}	Operating Voltage	—	—	2.4	5	12	V
I _{STB}	Standby Current	5V	Oscillator stops	—	0.1	1	μA
		12V		—	2	4	μA
I _{DD}	Operating Current	5V	No load f _{OSC} =150kHz	—	200	400	μA
I _O	Data Output Source Current (D8~D11)	5V	V _{OH} =4.5V	-1	-1.6	—	mA
	Data Output Sink Current (D8~D11)	5V	V _{OL} =0.5V	1	1.6	—	mA
I _{VT}	VT Output Source Current	5V	V _{OH} =4.5V	-1	-1.6	—	mA
	VT Output Sink Current		V _{OL} =0.5V	1	1.6	—	mA
V _{IH}	"H" Input Voltage	5V	—	3.5	—	5	V
V _{IL}	"L" Input Voltage	5V	—	0	—	1	V
f _{OSC}	Oscillator Frequency	5V	R _{OSC} =51kΩ	—	150	—	kHz

Oscillator frequency vs supply voltage


The recommended oscillator frequency is f_{OSCD} (decoder) $\geq 50 f_{OSCE}$ (HT12E encoder)

$$\geq \frac{1}{3} f_{OSCE}$$
 (HT12A encoder).

LM78XX Series Voltage Regulators

General Description

The LM78XX series of three terminal regulators is available with several fixed output voltages making them useful in a wide range of applications. One of these is local on card regulation, eliminating the distribution problems associated with single point regulation. The voltages available allow these regulators to be used in logic systems, instrumentation, HiFi, and other solid state electronic equipment. Although designed primarily as fixed voltage regulators these devices can be used with external components to obtain adjustable voltages and currents.

The LM78XX series is available in an aluminum TO-3 package which will allow over 1.0A load current if adequate heat sinking is provided. Current limiting is included to limit the peak output current to a safe value. Safe area protection for the output transistor is provided to limit internal power dissipation. If internal power dissipation becomes too high for the heat sinking provided, the thermal shutdown circuit takes over preventing the IC from overheating.

Considerable effort was expended to make the LM78XX series of regulators easy to use and minimize the number

of external components. It is not necessary to bypass the output, although this does improve transient response. Input bypassing is needed only if the regulator is located far from the filter capacitor of the power supply.

For output voltage other than 5V, 12V and 15V the LM117 series provides an output voltage range from 1.2V to 57V.


Features

- Output current in excess of 1A
- Internal thermal overload protection
- No external components required
- Output transistor safe area protection
- Internal short circuit current limit
- Available in the aluminum TO-3 package


Voltage Range

LM7805C	5V
LM7812C	12V
LM7815C	15V

Schematic and Connection Diagrams




TL/H/7746-1

Metal Can Package
TO-3 (K)
Aluminum


TL/H/7746-2

Order Number LM7805CK,
 LM7812CK or LM7815CK
 See NS Package Number KC02A

Plastic Package
TO-220 (T)


TL/H/7746-3

Order Number LM7805CT,
 LM7812CT or LM7815CT
 See NS Package Number T03B

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage ($V_O = 5V, 12V$ and $15V$)	35V	Maximum Junction Temperature (K Package)	150°C
Internal Power Dissipation (Note 1)	Internally Limited	(T Package)	150°C
Operating Temperature Range (T_A)	$0^\circ C$ to $+70^\circ C$	Storage Temperature Range TO-3 Package K	$-65^\circ C$ to $+150^\circ C$

Lead Temperature (Soldering, 10 sec.)	$-65^\circ C$ to $+150^\circ C$
TO-3 Package T	300°C

TO-220 Package T	230°C
------------------	-------

Electrical Characteristics LM78XXC (Note 2) $0^\circ C \leq T_j \leq 125^\circ C$ unless otherwise noted.


Output Voltage			5V			12V			15V			Units	
Input Voltage (unless otherwise noted)			10V			19V			23V				
Symbol	Parameter	Conditions	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
V_O	Output Voltage	$T_j = 25^\circ C, 5 mA \leq I_O \leq 1A$	4.8	5	5.2	11.5	12	12.5	14.4	15	15.6	V	
		$P_D \leq 15W, 5 mA \leq I_O \leq 1A$ $V_{MIN} \leq V_{IN} \leq V_{MAX}$	4.75	5.25	11.4	12.6	14.25	15.75	17.5	18.5	20	V	
ΔV_O	Line Regulation	$I_O = 500 mA$ $T_j = 25^\circ C$ ΔV_{IN}	3	50	14.5	120	17.5	150	4	150	mV	mV	
		$0^\circ C \leq T_j \leq +125^\circ C$ ΔV_{IN}	50	120	17.5	150	18.5	20	150	mV	mV	V	
		$I_O \leq 1A$ $T_j = 25^\circ C$ ΔV_{IN}	50	120	17.7	150	18.5	20	150	mV	mV	V	
		$0^\circ C \leq T_j \leq +125^\circ C$ ΔV_{IN}	25	60	16	75	20	22	75	mV	mV	V	
ΔV_O	Load Regulation	$T_j = 25^\circ C$ $5 mA \leq I_O \leq 1.5A$	10	50	12	120	12	150	12	150	mV	mV	
		$250 mA \leq I_O \leq 750 mA$	25	60	60	120	60	75	120	150	mV	mV	
I_Q	Quiescent Current	$I_O \leq 1A$ $T_j = 25^\circ C$	8	8	8	12	120	12	150	mA	mA	mA	
		$0^\circ C \leq T_j \leq +125^\circ C$	8.5	8.5	8.5	120	12	150	120	150	mV	mV	
ΔI_Q	Quiescent Current Change	$5 mA \leq I_O \leq 1A$	0.5	0.5	0.5	1.0	1.0	1.0	1.0	1.0	1.0	mA	
		$T_j = 25^\circ C, I_O \leq 1A$ $V_{MIN} \leq V_{IN} \leq V_{MAX}$	1.0	1.0	1.0	14.8	17.9	17.9	17.9	17.9	17.9	V	
		$I_O \leq 500 mA, 0^\circ C \leq T_j \leq +125^\circ C$ $V_{MIN} \leq V_{IN} \leq V_{MAX}$	1.0	1.0	1.0	14.5	17.5	17.5	17.5	17.5	17.5	V	
V_N	Output Noise Voltage	$T_A = 25^\circ C, 10 Hz \leq f \leq 100 kHz$	40	75	90	90	90	90	90	90	90	μV	
ΔV_{IN}	Ripple Rejection	$f = 120 Hz$ $I_O \leq 1A, T_j = 25^\circ C$ $I_O \leq 500 mA$ $0^\circ C \leq T_j \leq +125^\circ C$ $V_{MIN} \leq V_{IN} \leq V_{MAX}$	62	80	55	72	54	70	54	70	54	dB	
		$(8 \leq V_{IN} \leq 18)$	62	55	55	72	54	70	54	70	54	dB	
R_O	Dropout Voltage Output Resistance Short-Circuit Current Peak Output Current Average TC of V_{OUT}	$T_j = 25^\circ C, I_{OUT} = 1A$	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	V	
		$f = 1 kHz$	8	18	18	18	18	19	18	19	19	$m\Omega$	
		$T_j = 25^\circ C$	2.1	1.5	1.5	1.5	1.5	1.2	1.5	1.2	1.2	A	
		$T_j = 25^\circ C$	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4	A	
V_{IN}	Input Voltage Required to Maintain Line Regulation	$0^\circ C \leq T_j \leq +125^\circ C, I_O = 5 mA$	0.6	1.5	1.5	1.5	1.5	1.8	1.5	1.8	1.8	$mV/^\circ C$	
		$T_j = 25^\circ C, I_O \leq 1A$	7.5	14.6	14.6	14.6	14.6	17.7	14.6	17.7	17.7	V	

Note 1: Thermal resistance of the TO-3 package (K, KC) is typically $4^\circ C/W$ junction to case and $35^\circ C/W$ case to ambient. Thermal resistance of the TO-220 package (T) is typically $4^\circ C/W$ junction to case and $50^\circ C/W$ case to ambient.


Note 2: All characteristics are measured with capacitor across the input of $0.22 \mu F$, and a capacitor across the output of $0.1 \mu F$. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ($I_W \leq 10 ms$, duty cycle $\leq 5\%$). Output voltage changes due to changes in internal temperature must be taken into account separately.

Typical Performance Characteristics


Maximum Average Power Dissipation




Maximum Average Power Dissipation




Peak Output Current




Output Voltage (Normalized to 1V at T_j = 25°C)




Ripple Rejection




Ripple Rejection




Output Impedance




Dropout Voltage




Dropout Characteristics



Quiescent Current



Quiescent Current



LM79XX Series 3-Terminal Negative Regulators

General Description

The LM79XX series of 3-terminal regulators is available with fixed output voltages of +5V, +8V, +12V, and +15V. These devices need only one external component—a compensation capacitor at the output. The LM79XX series is packaged in the TO-220 power package and is capable of supplying 1.5A of output current.

These regulators employ internal current limiting, safe area protection and thermal shutdown for protection against virtually all overload conditions.

Low ground pin current of the LM79XX series allows output voltage to be easily boosted above the preset value with a resistor divider. The low quiescent current drain of


these devices with a specified maximum change with line and load ensures good regulation in the voltage boosted mode.

For applications requiring other voltages, see LM137 data sheet.

Features

- Thermal, short circuit and safe area protection
- High ripple rejection
- 1.5A output current
- 4% tolerance on preset output voltage


Connection Diagrams



TL/H/7340-14

Order Number LM7905CT, LM7912CT or LM7915CT
See NS Package Number TO3B

Typical Applications



TL/H/7340-3

*Required if regulator is separated from filter capacitor by more than 3". For value given, capacitor must be solid tantalum. 25 μ F aluminum electrolytic may be substituted.

†Required for stability. For value given, capacitor must be solid tantalum. 25 μ F aluminum electrolytic may be substituted. Values given may be increased without limit.

For output capacitance in excess of 100 μ F, a high current diode from input to output (1N4001, etc.) will protect the regulator from momentary input shorts.

Electrical Characteristics (Continued) Conditions unless otherwise noted: $I_{OUT} = 500 \text{ mA}$, $C_{IN} = 2.2 \mu\text{F}$, $C_{OUT} = 1 \mu\text{F}$, $0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$, Power Dissipation = 1.5W.


Part Number			LM7912C			LM7915C			Units	
Output Voltage			-12V			-15V				
Input Voltage (unless otherwise specified)			-19V			-23V				
Symbol	Parameter	Conditions	Min	Typ	Max	Min	Typ	Max		
V_O	Output Voltage	$T_J = 25^\circ\text{C}$ $5 \text{ mA} \leq I_{OUT} \leq 1 \text{ A}$, $P \leq 15 \text{ W}$	11.5 11.4 (-27 ≤ $V_{IN} \leq -14.5$)	12.0 -12.6	-12.5 (-30 ≤ $V_{IN} \leq -17.5$)	14.4 -14.25	-15.0 (-30 ≤ $V_{IN} \leq -17.5$)	-15.6 (-30 ≤ $V_{IN} \leq -17.5$)	V	
ΔV_O	Line Regulation	$T_J = 25^\circ\text{C}$, (Note 3)	5 (-30 ≤ $V_{IN} \leq -14.5$)	80 3 30	100 (-30 ≤ $V_{IN} \leq -17.5$)	5 3 50	100 (-26 ≤ $V_{IN} \leq -20$)	100 mV mV	mV	
ΔV_O	Load Regulation	$T_J = 25^\circ\text{C}$, (Note 3) $5 \text{ mA} \leq I_{OUT} \leq 1.5 \text{ A}$ $250 \text{ mA} \leq I_{OUT} \leq 750 \text{ mA}$	15 5	200 75	15 5	200 75	15 5	200 75	mV mV	
I_Q	Quiescent Current	$T_J = 25^\circ\text{C}$		1.5	3		1.5	3	mA	
ΔI_Q	Quiescent Current Change	With Line With Load, $5 \text{ mA} \leq I_{OUT} \leq 1 \text{ A}$		0.5 0.5		0.5 0.5	0.5 0.5	0.5	mA V mA	
V_n	Output Noise Voltage	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ Hz}$		300			375		μV	
	Ripple Rejection	$f = 120 \text{ Hz}$		54 (-25 ≤ $V_{IN} \leq -15$)	70	54 (-30 ≤ $V_{IN} \leq -17.5$)	70	70	dB V	
	Dropout Voltage	$T_J = 25^\circ\text{C}$, $I_{OUT} = 1 \text{ A}$		1.1			1.1		V	
I_{OMAX}	Peak Output Current	$T_J = 25^\circ\text{C}$		2.2			2.2		A	
	Average Temperature Coefficient of Output Voltage	$I_{OUT} = 5 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 100^\circ\text{C}$		-0.8			1.0		$\text{mV}/^\circ\text{C}$	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee Specific Performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: Refer to Typical Performance Characteristics and Design Considerations for details.

Note 3: Regulation is measured at a constant junction temperature by pulse testing with a low duty cycle. Changes in output voltage due to heating effects must be taken into account.

Typical Applications (Continued)



TL/H/7340-4



National Semiconductor

January 1995

LM136-2.5/LM236-2.5/LM336-2.5V Reference Diode

LM136-2.5/LM236-2.5/LM336-2.5V Reference Diode

General Description

The LM136-2.5/LM236-2.5 and LM336-2.5 integrated circuits are precision 2.5V shunt regulator diodes. These monolithic IC voltage references operate as a low-temperature-coefficient 2.5V zener with 0.2Ω dynamic impedance. A third terminal on the LM136-2.5 allows the reference voltage and temperature coefficient to be trimmed easily.

The LM136-2.5 series is useful as a precision 2.5V low voltage reference for digital voltmeters, power supplies or op amp circuitry. The 2.5V make it convenient to obtain a stable reference from 5V logic supplies. Further, since the LM136-2.5 operates as a shunt regulator, it can be used as either a positive or negative voltage reference.


The LM136-2.5 is rated for operation over -55°C to +125°C while the LM236-2.5 is rated over a -25°C to +85°C temperature range.

The LM336-2.5 is rated for operation over a 0°C to +70°C temperature range. See the connection diagrams for available packages.

Features

- Low temperature coefficient
- Wide operating current of 400 μA to 10 mA
- 0.2Ω dynamic impedance
- ±1% initial tolerance available
- Guaranteed temperature stability
- Easily trimmed for minimum temperature drift
- Fast turn-on
- Three lead transistor package

Connection Diagrams




TL/H/5715-8

Order Number LM236Z-2.5,
LM236AZ-2.5, LM336Z-2.5 or
LM336BZ-2.5
See NS Package Number Z03A



TL/H/5715-20

Order Number LM136H-2.5,
LM136H-2.5/883, LM236H-2.5,
LM136AH-2.5, LM136AH-2.5/883
or LM236AH-2.5
See NS Package Number H03H




TL/H/5715-12

Order Number LM236M-2.5,
LM236AM-2.5, LM336M-2.5
or LM336BM-2.5
See NS Package Number M08A


Typical Applications

2.5V Reference



TL/H/5715-9

2.5V Reference with Minimum Temperature Coefficient




*Adjust to 2.490V

*Any silicon signal diode

TL/H/5715-10

Wide Input Range Reference



TL/H/5715-11

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Reverse Current	15 mA
Forward Current	10 mA
Storage Temperature	-60°C to +150°C
Operating Temperature Range (Note 2)	
LM136	-55°C to +150°C
LM236	-25°C to +85°C
LM336	0°C to +70°C

Soldering Information		
TO-92 Package (10 sec.)		260°C
TO-46 Package (10 sec.)		300°C
SO Package		
Vapo Phase (60 sec.)		215°C
Infrared (15 sec.)		220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Electrical Characteristics (Note 3)

Parameter	Conditions	LM136A-2.5/LM236A-2.5			LM336B-2.5			Units
		Min	Typ	Max	Min	Typ	Max	
Reverse Breakdown Voltage	T _A = 25°C, I _R = 1 mA LM136, LM236, LM336 LM136A, LM236A, LM336B	2.440	2.490	2.540	2.390	2.490	2.590	V
		2.465	2.490	2.515	2.440	2.490	2.540	V
Reverse Breakdown Change With Current	T _A = 25°C, 400 μA ≤ I _R ≤ 10 mA		2.6	6		2.6	10	mV
Reverse Dynamic Impedance	T _A = 25°C, I _R = 1 mA, f = 100 Hz		0.2	0.6		0.2	1	Ω
Temperature Stability (Note 4)	V _R Adjusted to 2.490V I _R = 1 mA, (Figure 2) 0°C ≤ T _A ≤ 70°C (LM336) -25°C ≤ T _A ≤ +85°C (LM236H, LM236Z) -25°C ≤ T _A ≤ +85°C (LM236M) -55°C ≤ T _A ≤ +125°C (LM136)		3.5	9		1.8	6	mV
			7.5	18				mV
			12	18				mV
Reverse Breakdown Change With Current	400 μA ≤ I _R ≤ 10 mA		3	10		3	12	mV
Reverse Dynamic Impedance	I _R = 1 mA		0.4	1		0.4	1.4	Ω
Long Term Stability	T _A = 25°C ± 0.1°C, I _R = 1 mA, t = 1000 hrs		20			20		ppm

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: For elevated temperature operation, T_j max is:




LM136	150°C
LM236	125°C
LM336	100°C

Thermal Resistance	TO-92	TO-46	SO-8
θ _{ja} (Junction to Ambient)	180°C/W (0.4" leads) 170°C/W (0.125" lead)	440°C/W	165°C/W
θ _{jc} (Junction to Case)	n/a	80°C/W	n/a


Note 3: Unless otherwise specified, the LM136-2.5 is specified from -55°C ≤ T_A ≤ -125°C, the LM236-2.5 from -25°C ≤ T_A ≤ -85°C and the LM336-2.5 from 0°C ≤ T_A ≤ -70°C.

Note 4: Temperature stability for the LM336 and LM236 family is guaranteed by design. Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels. Stability is defined as the maximum change in V_{ref} from 25°C to T_A (min) or T_A (max).

Typical Performance Characteristics



Typical Performance Characteristics (Continued)



TL/H/5715-3

Application Hints

The LM136 series voltage references are much easier to use than ordinary zener diodes. Their low impedance and wide operating current range simplify biasing in almost any circuit. Further, either the breakdown voltage or the temperature coefficient can be adjusted to optimize circuit performance.

Figure 1 shows an LM136 with a 10k potentiometer for adjusting the reverse breakdown voltage. With the addition of R1 the breakdown voltage can be adjusted without affecting the temperature coefficient of the device. The adjustment range is usually sufficient to adjust for both the initial device tolerance and inaccuracies in buffer circuitry.

If minimum temperature coefficient is desired, two diodes can be added in series with the adjustment potentiometer as shown in Figure 2. When the device is adjusted to 2.490V the temperature coefficient is minimized. Almost any silicon signal diode can be used for this purpose such as a 1N914, 1N4148 or a 1N457. For proper temperature compensation the diodes should be in the same thermal environment as the LM136. It is usually sufficient to mount the diodes near the LM136 on the printed circuit board. The absolute resistance of R1 is not critical and any value from 2k to 20k will work.




FIGURE 1. LM136 With Pot for Adjustment of Breakdown Voltage
(Trim Range = +120 mV typical)




FIGURE 2. Temperature Coefficient Adjustment
(Trim Range = ±70 mV typical)