
LAMPIRAN

LAMPIRAN A

SKEMA RANGKAIAN


1

•




•


Rangkaian penerima infra merah




Rangkaian pemancar infra merah




tie			
	RANGKAIAN SENSOR INFR	A MERAH	
Size	Document Number		Røv
	<doc></doc>		<revcode></revcode>






menurunkan tempat benda pamer




menaikkan tempat benda pamer




.


menutup benda pamer



membuka penutup benda pamer

itle	RANGKAIAN DRIVER MOTOR D	c		
Size	Document Number		 	 Rev
A	RUDIANTO T (5103000030)			
Date:	Tuesday, June 21, 2005	Sheet	 	





.

•

Title	RANGKAIAN POWER SUPPLY						
Size A	Document Number RUDIANTO T (5103000030)					Rev <revc< th=""><th>;ode></th></revc<>	;ode>
Date:	Tuesday, June 28, 2005	Sheet	1	of	1	<u> </u>	

LAMPIRAN B

LISTING PROGRAM

 $\geq \frac{2}{\lambda}$

	ju 70H
RS BI E BI CS8886 BI RE BI	T P2.7 T P3.0 T P3.1 T P3.2 T P3.4 T P3.5
FESAN1:DB 'INPESAN2:DB 'AGPESAN3:DB 'PESAN4:DB 'AGPESAN5:DB 'VE	HPUT PASSWORD ', OFH HPUT TELF NO ', OFH REE?1=NO 2=YES', OFH ->CHECKING<', OFH LARM ACTIVATE ', OFH RIFY PASSWORD', OFH T PASS 1=Y 2=N', OFH
DSEG AT 30H MODE: DS 1	
CSEG ;++++++++++++++++++++++++++++++++++++	+++++
RESET:	
MOV P1,#0H	; MATIKAN MOTOR DC
MOV P2,#0H	
MOV SP, #40H	
LCALL RESET8888	;RESET MT8888
MOV MODE, #DTMF	1 ; PINDAH DATA ODH UNTUK
LCALL INIT8888	INISIALISASI MT8888 ;INISIALISASI MT8888
LCALL INIT LCD	, INTERNETORET MIG000
LCALL PASSWORD	
AJMF NOMOR	

1

\$MOD51

MT8888 DTMF1

DIGIT

PASS COMP

ORG 0000H AJMP RESET

.

EQU

EQU

EQU

EQU

EQU 0000H

0DH

31H

50H

60H

; PROSEDUR	PASSWORD	
PASSWORD:		
	A,#01H	; DISPLAY CLEAR
	KIRIM PERINTAH	, , , , , , , , , , , , , , , , , , , ,
	DPTR, #PESANO	;TAMPILKAN PESAN 0
	KIRIMPESAN LCD	,
	А, #ОСОН	; BARIS 2 LCD AKTIF
	KIRIM_PERINTAH	,
MOV	PASS, #51H	
CEK PASS:		
MOV	DIGIT,#00H	
ACALL		CEK PENEKANAN TOMBO
MOV		
CJNE	A, #00H, PASS1	
AJMP	CEK_PASS	
PASS1:		
CJNE	A, #23H, PASS2	;TOMBOL # DITEKAN ?
	R1, PASS	
MOV	@R1,#'\$'	;ISI PASSWORD SELESA
RET		
PASS2:		
	•	;TAMPILKAN * PADA LO
	KIRIM_KARAKTER	;KIRIM KE LCD
MOV	A, DIGIT	
SWAP	А	
	R1, PASS	
	0R1,A	
INC	50H	
AJMP	CEK_PASS	
;		
	R MASUKKAN NOMOR	
NOMOR:		
	FIXED, #71H	
MOV		;DISPLAY CLEAR
	KIRIM PERINTAH	
MOV	DPTR, #PESAN1	;TAMPILKAN PESAN 1
	KIRIMPESAN_LCD	
	А, #0СОН	;BARIS 2 LCD AKTIF
ACALL	KIRIM PERINTAH	

CEK_NO: MOV ACALL MOV CJNE AJMP	DIGIT, #00H SCAN_KEY A, DIGIT A, #00H, CEK1 CEK_NO	
CEK1: CJNE MOV MOV AJMP	R1, FIXED	;TOMBOL # DITEKAN? ;ISI NOMOR SELESAI
ACALL MOV	A,DIGIT KIRIM_KARAKTER R1,FIXED @R1,DIGIT 70H CEK_NO	;ISI AKUMULATOR=ISI DIGIT ;TAMPILKAN DI LCD
;; CONFIRM	PHONE NUMBER	
ACALL MOV	A,#80H KIRIM_PERINTAH DPTR,#PESAN2 KIRIMPESAN_LCD	;AKTIFKAN BARIS 1 LCD ;TAMPILKAN PESAN 2
TANYA1: MOV ACALL MOV CJNE AJMP	DIGIT, #00H SCAN_KEY A, DIGIT A, #31H, TANYA2 NOMOR	;1 DITEKAN ? ;UBAH NOMOR TELEPON

;2 DITEKAN?

; DISPLAY CLEAR

;TAMPILKAN PESAN 3

TANYA2: CJNE

PROSES:

MOV ACALL

MOV

ACALL

A, #32H, TANYA1

KIRIM PERINTAH

KIRIMPESAN_LCD

DPTR, #PESAN3

A,#01H

.

SETB	P3.3	; p3.3 = INPUT SENSOR
NOP		,
NOP		
1101		
;RED AL	.ert 	
		;SENSOR TERHALANG?
RED ALE	RT:	
	A,#01H	;CLEAR LCD
	KIRIM PERINTAH	
MOV	DPTR, #PESAN4	
ACALL	KIRIMPESAN LCD	
SETB	BUZZ	;BUZZER ON
SETB	P1.0	; TEMPAT BARANG TURUN
	DELAY2S	,
ACALL		
	P1.0	
	P1.1	;TUTUP DAERAH UTAMA
	DELAY 3S	,
	DELAY500MS	
CLR	P1.1	
	G NUMBER	
;		
SETB		;ANGKAT GAGANG TELEPON
	DELAY_3S	
ACALL		; MELAKUKAN DTMF DIALING
ACALL	DELAY2S	
	DELAY2S	
	DELAY2S	
ACALL		
ACALL	DELAY2S	
CLR	BUZZ	;BUZZER OFF
CLR	RE	;TUTUP GAGANG
;	_ ~	
;CONFIR	M PASSWORD	
; CONF:		
	A,#01H	;DISPLAY CLEAR
ACALL		INTOLIMI CHEWK
MOV	DPTR, #PESAN5	;TAMPILKAN PESAN 5
ACALL		LUTT TRUTH L POWLY O
ИСИПЛ	VIVINEDONN TOD	

4

.

ACALL	A,#0COH KIRIM_PERINTAH COMP,#61H	;BARIS 2 LCD AKTIF
ACALL MOV	DIGIT,#00H SCAN_KEY	
MOV MOV	R1,COMP @R1,#'\$'	;TOMBOL # DITEKAN?
AJMP	VER	; PERIKSA PASSWORD
ACALL	A,#2AH KIRIM_KARAKTER A,DIGIT	;TAMPILKAN * PADA LCD
SWAP	A	
	R1, COMP	
	0R1, A	
INC	60H	
AJMP	CEK_CONF	
•		
; PASSWORD		
;		
VER:		
	PASS,#51H	
	COMP,#61H	
CEK_VER:		
MOV	R1, COMP	;COMP->A
MOV	A, 0R1	
MOV	R1, PASS	;PASS->B
MOV	B, @R1	
CJNE	A, B, CONF	;A = B ?
INC	50H	;AMBIL DATA BERIKUTNYA
INC	60H	;AMBIL DATA BERIKUTNYA
CJNE	A,#'\$',CEK VER	; DATA DI COMP HABIS?
MOV	A, B	
CJNE	A, #'\$', CONF	;DATA DI PASS HABIS?
+ + - ·		· ····································

•

.

0

;CHANGE PASSWORD CHANGE: MOV A,#01H ;CLEAR LCD KIRIM PERINTAH ACALL MOV DPTR, #PESAN6 ACALL KIRIMPESAN LCD CH1: MOV DIGIT,#00H ACALL SCAN KEY MOV A, DIGIT CJNE A,#31H,CH2 AJMP CH3 CH2: CJNE A,#32H,CH1 AJMP COMPLETE CH3: LCALL PASSWORD ; PASSWORD CHANGE COMPLETE ; ------COMPLETE: P1.3 SETB ; BUKA DAERAH UTAMA DELAY 3S ACALL CLR P1.3 SETB P1.2 ;TEMPAT BARANG NAIK ACALL DELAY2S DELAY2S ACALL DELAY500MS ACALL CLR P1.2 AJMP PROSES ;KEMBALI PERIKSA SENSOR ;WRITE DTMF ; DIAMBIL DARI TUTORIAL PHONE INTERFACE ;-----WRITEDTME: DEH PUSH PUSH DPL CLR RSOX ;RS0=0

MOV DPTR, #MT8888 MOVX ODPTR, A POP DPL POP DPH RET ;READ STATUS MT8888 ; DIAMBIL DARI TUTORIAL PHONE INTERFACE READSTAT: PUSH DPH DPL PUSH SETB RSOX ;RS0=1 MOV DPTR, #MT8888 A, @DPTR MOVX RSOX CLR ;RS0=0 POP DPL POP DPH RET ;WRITE CONTROL REGISTER ; DIAMBIL DARI TUTORIAL PHONE INTERFACE WRITECR: DPH PUSH PUSH DPL SETB RSOX ;RS0=1 DPTR,#MT8888 MOV ODPTR, A MOVX RSOX ;RS0=0 CLR POP DPL POP DPH RET ;RESET MT8888 ; DIAMBIL DARI TUTORIAL PHONE INTERFACE RESET8888: ACC PUSH CLR CS8888 RE CLR ACALL READSTAT A,#00H MOV ACALL WRITECR

•

ACALL	WRITECR
MOV	A,#08H
ACALL	WRITECR
MOV	A,#00H
ACALL	WRITECR
ACALL	READSTAT
POP	ACC
RET	

;-----;INIT MT8888

; DIAMBIL DARI TUTORIAL PHONE INTERFACE INIT8888: PUSH ACC DPH PUSH DFL FUSH MOV A, MODE ACALL WRITECR JNB ACC.3, EO INIT8888 SWAP А ACALL WRITECR

EO_INIT8888:

POP	DPL
POP	DPH
POP	ACC
RET	

; DTMF DIALING NUMBER ; DIAMBIL DARI TUTORIAL PHONE INTERFACE ; DENGAN MODIFIKASI PADA PROSES PENGIRIMAN DATA ;------

 \mathbf{C}

DTMFDIALING: MOV FIXED,#71H

NXTNUMBER:

MOV	R1,FIXED
MOV	A, @R1
CJNE R ET	A,#'\$',DIAL
DIAL:	

INC	70H
CJNE	A, #30H, DIAL19

DIALO: MOV A,#OAH ACALL WRITEDTMF UP1: ACALL READSTAT JNB ACC.1,UP1 AJMP NXTNUMBER DIAL19: ACALL WRITEDTMF UP2: ACALL READSTAT JNB ACC.1, UP2 AJMP NXTNUMBER PROSEDUR SCAN KEYPAD ; SCAN KEY: ;SAVE LOGIC P2.7 KOLOM1: PUSH H08 A, #7EH MOV MOV P2,A DELAY 15MS ACALL MOV A, P2 ACALL DELAY 15MS CJNE A, #7EH, ANGKA1 AJMP KOLOM2 ANGKA1: CJNE A, #76H, ANGKA4 MOV A,#31H MOV DIGIT,A DELAY 065S ACALL AJMP OUT KEY ANGKA4: CJNE A, #6EH, ANGKA7 MOV A,#34H MOV DIGIT, A ACALL DELAY 065S AJMP OUT KEY ANGKA7: A, #5EH, ANGKA11 CJNE A,#37H MOV DIGIT,A MOV DELAY 065S ACALL OUT KEY AJMP

9

ANGKA11:	MOV MOV ACALL AJMP	A,#2AH DIGIT,A DELAY_065S OUT_KEY
KOLOM2:	MOV MOV ACALL MOV ACALL CJNE AJMP	A, #7DH P2, A DELAY_15MS A, P2 DELAY_15MS A, #7DH, ANGKA2 KOLOM3
ANGKA2:	CJNE MOV MOV ACALL AJMP	A, #75H, ANGKA5 A, #32H DIGIT, A DELAY_065S OUT_KEY
ANGKA5:	CJNE MOV MOV ACALL AJMP	A, #6DH, ANGKA8 A, #35H DIGIT, A DELAY_065S OUT_KEY
ANGKA8:	CJNE MOV MOV ACALL AJMP	A, #5DH, ANGKAO A, #38H DIGIT, A DELAY_065S OUT_KEY
ANGKA0:	MOV MOV ACALL AJMP	A,#30H DIGIT,A DELAY_065S OUT_KEY
KOLOM3:	ACALL MOV ACALL CJNE	A, #7BH P2,A DELAY_15MS A, P2 DELAY_15MS A, #7BH, ANGKA3 OUT_KEY

10

•

•

	~ ~ ~ ~ ~ ~		~
ANGKA3:	CJNE		6
	MOV	•	
	MOV	,	
	ACALL		
	AJMP	OUT_KEY	
ANGKA6:	CJNE	A,#6BH,ANGKA	9
	MOV	A,#36H	
	MOV		
	ACALL	-	
	AJMP		
ANGKA9:	CJNE	A,#5BH,ANGKA	1 2
Midiui).	MOV	A, #39H	
	MOV	DIGIT,A	
	ACALL	•	
	AJMP	OUT KEY	
	num		
ANGKA12:	MOV	A,#23H	
	MOV		
	ACALL	•	
	AJMP	OUT KEY	
OUT_KEY:	POP 8	ОН	
	RET		
• • • • • • • • • • • •	·+++++++	╋ ┽╅╋┾┽ ╪╪┽╪╋┿┿	┢┽┼ ┽ ┼┽┽┽┿┿┿┽┼┼┾
-		ISIALISASI LCI	
•			⊦ ∔ ∔┾┿┿┿┿┿┿┿┿
INIT LCD:			
MOV	A.#30H		
ACALL			
	A,#30H		
		PERINTAH	
MOV	A, #30H		
		PERINTAH	
ACALL			
MOV	A, #20H		
ACALL		PERINTAH	- EUNCETON OF
MOV	A,#28H		;FUNCTION SET
ACALL		PERINTAH	
MOV	A,#06H		;ENTRY MODE SET
ACALL	_	PERINTAH	DIODINY ON
MOV	A,#0CH		;DISPLAY ON
ACALL		PERINTAH	
VOM	A,#01H		;DISPLAY CLEAR
ACALL	KIRIM_	PERINTAII	
RET			

11

.

•

KIRIM_PERINTAH: CLR RS ACALL KIRIM_DATALCD SWAP A ACALL KIRIM_DATALCD ACALL DELAY_4MS RET

KIRIM_DATALCD:

PUSH	ACC
ANL	A,#0F0H
MOV	R2,A
MOV	A, P1
ANL	A,#0FH
ORL	A, R2
MOV	P1,A
SETB	E
CLR	E
POP	ACC
RET	

KIRIMPESAN LCD:

LOOPKIRIMPESAN:

MOV	A,#00H
MOVC	A, @A+DFTR
CJNE	A, #OFH, KIRIM LCD
RET	_

KIRIM_LCD: ACALL KIRIM_KARAKTER INC DPTR AJMP LOOPKIRIMPESAN

KIRIM_KARAKTER: SETB RS ACALL KIRIM_DATALCD SWAP A ACALL KIRIM_DATALCD ACALL DELAY_50US

RET

 \odot

.

PROSEDUR DELAY ; **┆**┝┶┶┿┿┿┿┿┿┿┿┿┿┿┿┿┿┿┿┿┿┿┿┿┿ DELAY2S: PUSH 05H PUSH 06H PUSH 07H MOV R5,#20 LDEL2S 2: MOV R6,#200 LDEL2S_1: MOV R7, #250 DJNZ R7,\$ DJNZ R6, LDEL2S 1 DJNZ R5, LDEL2S 2 POP 07H POP 06H POP 05H RET DELAY 4MS: MOV R0, #0FFH MOV R1, #10H DELAY 4MS1: DJNZ RO, DELAY 4MS1 DJNZ R1, DELAY 4MS1 RET DELAY 50US: MOV RO,#12H R1,#02H MOV DELAY 50US1: DJNZ RO, DELAY_50US1 DJNZ R1, DELAY 50US1 RET DELAY 15MS: MOV RO, #OFFH MOV R1,#2FH DELAY 15MS1: DJNZ RO, DELAY 15MS1 DJNZ R1, DELAY 15MS1 RET DELAY500MS: MOV R2,#04H MOV RO, #OFFH D5: MOV R1, #0FEH D51: DJNZ R1,\$ DJNZ RO, D51 DJNZ R2, D5 NOP RET

DELAY_1S: LOP: LOP1: HERE:	MOV MOV DJNZ DJNZ	R1,#0 R2,#3	68Н 32Н ЭР1	
DELAY_3S:			DELAY_1S DELAY_1S DELAY_1S	
DELAY_200N AGAIN:	AC DC	CALL	R7,#14 DELAY_15MS R7,AGAIN	
DELAY_0655 TNDA1: TNDA2:	5:	MOV MOV DJNZ DJNZ	R0, #5H R1, #0FFH R2, #0H R2, \$ R1, TNDA2 R0, TNDA1	

RET

;DELAY 0,65S

.

•

END

,

LAMPIRAN C

DATA SHEET

.

Features

- Compatible with MCS-51[™] Products
- 4K Bytes of in-System Reprogrammable Flash Memory – Endurance: 1,000 Write/Erase Cycles
- · Fully Static Operation: 0 Hz to 24 MHz
- Three-Level Program Memory Lock
- 128 x 8-Bit Internal RAM
- 32 Programmable I/O Lines
- Two 16-Bit Timer/Counters
- Six Interrupt Sources
- Programmable Serial Channel
- Low Power Idle and Power Down Modes

Description

The AT89C51 is a low-power, high-performance CMOS 8-bit microcomputer with 4K bytes of Flash Programmable and Erasable Read Only Memory (PEROM). The device is manufactured using Atmel's high density nonvolatile memory technology and is compatible with the industry standard MCS-51[™] instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89C51 is a powerful microcomputer which provides a highly flexible and cost effective solution to many embedded control applications. *(continued)*

PDIP Pin Configurations P1.0 C P1.1 C P1.2 C P1.3 C P1.4 C P1.5 C P1.5 C P1.7 C RST C P3.0 C P3.1 C JVCC P0.0 P0.1 P0.2 P0.3 P0.4 (AD0) (AD1) (AD2) 2345 38 37 (AD3) (AD4) 36 35 6 P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) 34 33 8 9 32 P3.0 P3.1 31 30 EKIVPP (RXD) POFP/TOFP DALE/PROG DPSEN DP2.7 (A15) DP2.6 (A14) (TXD) (INTO) (INTT) C 11 12 13 Р3 Р3 29 28 . 2 . 3 (T0) (T1) (WR) 27 28 25 24 23 P3 14 5 P2.8 (413) INDEX РĴ . 5 15 P2.4 P2.3 P2.2 P2.1) P3.6 []) P3.7 [] XTAL2 [] XTAL1 [] 16 17 (A12) (RD) (A11) 18 (A10) 19 22 P1.5 C P1.6 C P1.6 C RST C (RXD) P3.0 C (TXD) P3.1 C (TXD) P3.1 C (TXT) P3.2 C (TT) P3.3 C (TT) P3.5 C P2.0 P0.4 (AD4) GND C 20 21 (88) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) 32 31 30 29 PLCC 30 P0.7 (AD7) 20 EA/VPP 28 NC 27 ALE/PROG 26 PSEN 25 P2.7 (A15) 24 ALE/PROG (A02) AD0 INDEX U V V 04 10 24 23 EP2.6 (A14) 2^{1 3}14^{1 5}18^{1 7}18^{1 9}20^{2 1} (AD4) PO.5 (AD5) PO.8 (AD8) PO.7 (AD7) **R\$1** (RXD) **SEXIVPP** 3 NC NC (TXD) P3.10 P3.20 ALE/PROG PSEN (ÎNTO) UNTT 3P2.7 P3.3 C (A15 (T0) (T1) (A14) (A13)




8-Bit Microcontroller with 4K Bytes Flash

AT89C51

0265F-A-12/97

AIMEL

lock Diagram



AT89C51

4-30



The AT89C51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, two 16-bit timer/counters, a five vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator and clock circuitry. In addition, the AT89C51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power Down Mode saves the RAM contents but freezes the oscillator disabling all other chip functions until the next hardware reset.

Pin Description

V_{CC} Supply voltage.

GND Ground.

Port 0

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 may also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode P0 has internal pullups.

Port 0 also receives the code bytes during Flash programming, and outputs the code bytes during program ventication. External pullups are required during program ventication.

Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}) because of the internal pullups.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{1L}) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application it uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

Port 3

Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}) because of the pullups.

Port 3 also serves the functions of various special features of the AT89C51 as listed below:

Port Pin	Alternate Functions		
P3.0	RXD (serial input port)		
P3.1	TXD (serial output port)		
P3.2	INTO (external Interrupt 0)		
P3.3	INT1 (external interrupt 1)		
P3.4	T0 (timer 0 external input)		
P3.5	T1 (timer 1 external input)		
P3.6	WR (external data memory write strobe)		
P3.7	RD (external data memory read strobe)		

Port 3 also receives some control signals for Flash programming and verification.

RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

ALE/PROG

Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

PSEN

Program Store Enable is the read strobe to external program memory.





When the AT89C51 is executing code from external program memory, PSEN is activated twice each machine

cycle, except that two PSEN activations are skipped during each access to external data memory.

EA/V_{PP}

External Access Enable. EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, EA will be internally latched on reset.

 $\overline{\text{EA}}$ should be strapped to V_{CC} for internal program executions.

This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming, for parts that require 12-volt V_{PP} .

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier.

Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Idle Mode

In idle mode, the CPU puts itself to sleep while all the onchip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.


Status of External Pins During Idle and Power Down Modes

AT89C51

Mode	Program Memory	ALE	PSEN	PORTO	PORT1	PORT2	PORT3
Idie	Internal	1	1	Data	Data	Data	Data
ldie	External	1	1	Float	Data	Address	Data
Power Down	internal	0	0	Deta	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

It should be noted that when idle is terminated by a hard ware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

Figure 1. Oscillator Connections







Figure 2. External Clock Drive Configuration





Power Down Mode

In the power down mode the oscillator is stopped, and the instruction that invokes power down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power down mode is terminated. The only exit from power down is a hardware reset. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

Program Memory Lock Bits

On the chip are three lock bits which can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the table below:

When lock bit 1 is programmed, the logic level at the \overline{EA} pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value, and holds that value until reset is activated. It is necessary that the latched value of \overline{EA} be in agreement with the current logic level at that pin in order for the device to function property.

Lock Bit Protection Modes

	Program	Lock Bits	8	Protection Type
	LB1	LB2	LB3	
1	U	U	U	No program lock features.
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash is disabled.
3	Р	Р	U	Same as mode 2, also verify is disabled.
4	Р	Р	Р	Same as mode 3, also external execution is disabled.

Programming the Flash

The AT89C51 is normally shipped with the on-chip Flash memory array in the erased state (that is, contents = FFH) and ready to be programmed. The programming interface accepts either a high-voltage (12-volt) or a low-voltage (V_{CC}) program enable signal. The low voltage programming mode provides a convenient way to program the AT89C51 inside the user's system, while the high-voltage programming mode is compatible with conventional third party Flash or EPROM programmers.

The AT89C51 is shipped with either the high-voltage or low-voltage programming mode enabled. The respective top-side marking and device signature codes are listed in the following table.

	V _{PP} = 12V	V _{PP} = 5V
Top-Side Mark	AT89C51	AT89C51 xxxx-5
	уумж	yyww
Signature	(030H)=1EH	(030H)=1EH
	(031H)=51H	(031H)≂51H
	(032H)=FFH	(032H)=05H

The AT89C51 code memory array is programmed byte-bybyte in either programming mode. To program any nonblank byte in the on-chip Flash Memory, the entire memory must be erased using the Chip Erase Mode. **Programming Algorithm:** Before programming the AT89C51, the address, data and control signals should be set up according to the Flash programming mode table and Figures 3 and 4. To program the AT89C51, take the following steps.

- 1. Input the desired memory location on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- 4. Raise EAV_{PP} to 12V for the high-voltage programming mode.
- Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 1.5 ms. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89C51 features Data Polling to Indicate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written datum on PO.7. Once the write cycle

has been completed, true data are valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.4 is pulled low after ALE goes high during programming to indicate BUSY. P3.4 is pulled high again when programming is done to indicate READY.





Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that their features are enabled.

Chip Erase: The entire Flash array is erased electrically by using the proper combination of control signals and by holding ALE/PROG low for 10 ms. The code array is written with all "1"s. The chip erase operation must be executed before the code memory can be re-programmed.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 030H,

031H, and 032H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

(030H) = 1EH indicates manufactured by Atmel (031H) = 51H indicates 89C51 (032H) = FFH indicates 12V programming (032H) = 05H indicates 5V programming

Programming Interface

Every code byte in the Flash array can be written and the entire array can be erased by using the appropriate combination of control signals. The write operation cycle is selftimed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.


Mode		RST	PSEN	ALE/PROG	EA/Vpp	P2.6	P2.7	P3.6	P3.7
Write Code Data		Н	L	~~	H/12V	L	н	н	н
Read Code Data		н	L	Н	н	L	L	н	н
Write Lock	Bit - 1	н	L	\sim	H/12V	н	н	н	н
	Bit - 2	н	L	~~	H/12V	н	н	L	L
	Bit - 3	н	L	~~	H/12V	н	L	н	L
Chip Erase		н	L	(1)	H/12V	н	L	L	L
Read Signature Byte		н	L	н	н	L	L	L	L


Flash Programming Modes

Note: 1. Chip Erase requires a 10-ms PROG pulse.

AT89C51








Flash Programming and Verification Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5.0 \pm 10\%$


Symbol	Parameter	Min	Max	Units	
V _{PP} ⁽¹⁾	Programming Enable Voltage	11.5	12.5	v	
Ipp ⁽¹⁾	Programming Enable Current		1.0	mA	
1ACLCL	Oscillator Frequency	3	24	MHz	
tAVGL	Address Setup to PROG Low	48t _{CLCL}			
^t GHAX	Address Hold After PROG	48t _{CLCL}			
1 DVGL	Data Setup to PROG Low	48t _{CLCL}			
^t GHDX	Data Hold After PROG	48t _{CLCL}			
t _{EHSH}	P2.7 (ENABLE) High to VPP	48t _{CLCL}			
tSHGL	VPP Setup to PROG Low	10		μs	
tGHSL ⁽¹⁾	V _{PP} Hold After PROG	10		μs	
^t GLGH	PROG Width	1	110	μs	
t _{AVQV}	Address to Data Valid		48t _{CLCL}		
¹ ELQV	ENABLE Low to Data Valid		48t _{CLCL}		
t _{EHQZ}	Data Float After ENABLE	0	48t _{CLCL}		
¹ GHBL	PROG High to BUSY Low		1.0	μs	
WC .	Byte Write Cycle Time		2.0	ms	

Note: 1. Only used in 12-volt programming mode.






Flash Programming and Verification Waveforms - High Voltage Mode (V_{PP} = 12V)



Flash Programming and Verification Waveforms - Low Voltage Mode ($V_{PP} = 5V$)



AT89C51

4-36



Absolute Maximum Ratings*

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	1.0V to +7.0V
Maximum Operating Voltage	6.6V
DC Output Current	15.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $T_A = -40^{\circ}C$ to 85°C, $V_{CC} = 5.0V \pm 20\%$ (unless otherwise noted)

Symbol	Parameter	Condition	Min	Max	Units
VIL	Input Low Voltage	(Except EA)	-0.5	0.2 V _{CC} - 0.1	v
V _{IL1}	Input Low Voltage (EA)		-0.5	0.2 V _{CC} - 0.3	v
V _{IH}	Input High Voltage	(Except XTAL1, RST)	0.2 V _{CC} + 0.9	V _{CC} + 0.5	v
V _{IH1}	Input High Voltage	(XTAL1, RST)	0.7 V _{CC}	V _{CC} + 0.5	v
VOL	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	I _{OL} = 1.6 mA		0.45	v
V _{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	i _{OL} = 3.2 mA		0.45	v
V _{OH}	Output High Voltage (Ports 1,2,3, ALE, PSEN)	$I_{OH} = -60 \ \mu A, V_{CC} = 5V \pm 10\%$	2.4		v
		I _{OH} = -25 μA	0.75 V _{CC}		v
		l _{OH} = -10 μA	0.9 V _{CC}		v
VoHI	Output High Voltage (Port 0 in External Bus Mode)	I _{OH} = -800 μA, V _{CC} = 5V ± 10%	2.4		v
		I _{OH} = -300 μA	0.75 V _{CC}		v
		I _{OH} = -80 µA	0.9 V _{CC}		v
l _{K_}	Logical 0 Input Current (Ports 1,2,3)	V _{IN} = 0.45V		-50	μ A
I _{TL}	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2V, VCC = 5V \pm 10\%$		-650	µA
ί _{Li}	Input Leakage Current (Port 0, EA)	0.45 < V _{IN} < V _{CC}		±10	μ A
RRST	Reset Pulldown Resistor		50	300	ΚΩ
C _{IO}	Pin Capacitance	Test Freq. = 1 MHz, T _A = 25°C		10	pF
lcc	Power Supply Current	Active Mode, 12 MHz		20	mA
		Idie Mode, 12 MHz		5	mA
	Power Down Mode ⁽²⁾	V _{CC} = 6V		100	μ A
		V _{cc} = 3V		40	μ A

Notes: 1. Under steady state (non-transient) conditions, IOL must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA Maximum I_{OL} per 8-bit port: Port 0: 28 m/

Port 0: 26 mA Ports 1, 2, 3: 15 mA

 $\frac{1}{1} \frac{1}{2} \frac{1}$

Maximum total IOL for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Plns are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{CC} for Power Down is 2V.





AC Characteristics

(Under Operating Conditions; Load Capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; Load Capacitance for all other outputs = 80 pF)

External Program and Data Memory Characteristics


Symbol	Parameter	12 MHz Oscillator		16 to 24 MHz Oscillator		Units
		Min	Max	Min	Max	
1ACLCL	Oscillator Frequency		1	0	24	MHz
чни	ALE Pulse Width	127		2tc1c1-40		ns
tAVLL	Address Valid to ALE Low	43		t _{CLCL} -13		ns
t _{llax}	Address Hold After ALE Low	48		t _{CLCL} -20		ាន
tu.iv	ALE Low to Valid Instruction In		233		4t _{CLCL} -85	ns
1 _{LLPL}	ALE LOW to PSEN LOW	43		t _{CLCL} -13		ns
1PLPH	PSEN Pulse Width	205		3t _{CLCL} -20		ns
t _{PLIV}	PSEN Low to Valid Instruction In		145		3t _{CLCL} -45	ns
t _{PXIX}	Input Instruction Hold After PSEN	0		0		ns
texiz	Input Instruction Float After PSEN		59		t _{CLCL} -10	ns
t _{PXAV}	PSEN to Address Valid	75		tclcl-8		ns
1 _{AVIV}	Address to Valid Instruction In		312		5t _{CLCL} -55	ns
1 _{PLAZ}	PSEN Low to Address Float		10		10	ns
tRLRH	RD Pulse Width	400		6t _{CLCL} -100		ns
twinh	WR Pulse Width	400		6t _{CLCL} -100		ns
t _{RLDV}	RD Low to Valid Data In		252		51 _{CLCL} -90	ns
t _{RHDX}	Data Hold After RD	0		0		ns
t _{RHDZ}	Data Float After RD		97		21 _{CLCL} -28	ns
turov	ALE Low to Valid Data In		517		8t _{CLCL} -150	ns
tAVDV	Address to Valid Data In		585		9t _{CLCL} -165	ns
tLLWL	ALE Low to RD or WR Low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
tavwi.	Address to RD or WR Low	203		4t _{CLCL} -75		ns
tavwx	Data Valid to WR Transition	23	}	tolol-20		ns
town:	Data Valid to WR High	433	[7t _{CLCL} -120		ns
twhax	Data Hold After WR	33		t _{CLCL} -20		ns
t _{RLAZ}	RD Low to Address Float		0		0	ns
twith	RD or WR High to ALE High	43	123	t _{CLCL} -20	tclcl+25	ns

AT89C51


4-38

AT89C51

External Program Memory Read Cycle




External Data Memory Read Cycle






External Data Memory Write Cycle



External Clock Drive Waveforms



External Clock Drive

Symbol	Parameter	Min	Max	Units
1ACLCL	Oscillator Frequency	0	24	MHz
tala	Clock Period	41.6		ns
тснсх	High Time	15		ns
talax	Low Time	15		ns
talch	Rise Time		20	ns
t-CHCL	Fail Time		20	ns

AT89C51

4-40




Serial Port Timing: Shift Register Mode Test Conditions

Symbol	Parameter	12 MHz Osc		Variable Oscillator		Units
		Min	Max	Min	Max]
t _{XLXL}	Serial Port Clock Cycle Time	1.0		12t _{CLCL}		μs
tovxH	Output Data Setup to Clock Rising Edge	700		10t _{CLCL} -133		ns
t _{xhox}	Output Data Hold After Clock Rising Edge	50		2t _{CLCL} -117		ns
txHDX	Input Data Hold After Clock Rising Edge	0		0		ns
	Clock Rising Edge to Input Data Valid		700		10t _{CLCL} -133	ns


 $(V_{CC} = 5.0 \text{ V} \pm 20\%; \text{ Load Capacitance} = 80 \text{ pF})$

Shift Register Mode Timing Waveforms




AC Testing Input/Output Waveforms⁽¹⁾

Float Waveforms⁽¹⁾



Note: 1. AC Inputs during testing are driven at V_{CC} - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.



Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when 100 mV change from the loaded V_{OH}/V_{OL} level occurs.





Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
12	5V ± 20%	AT89C51-12AC	44A	Commercial
)		AT89C51-12JC	44J	(0°C to 70°C)
		AT89C51-12PC	40P6	
	,	AT89C51-12QC	44Q	
		AT89C51-12AI	44A	Industrial
		AT89C51-12JI	44J	(-40°C to 85°C)
		AT89C51-12PI	40P6	
		AT89C51-12QI	44Q	
	Ì	AT89C51-12AA	44A	Automotive
		AT89C51-12JA	44J	(-40°C to 105°C)
	1	AT89C51-12PA	40P6	
		AT89C51-12QA	44Q	
16	5V ± 20%	AT89C51-16AC	44A	Commercial
		AT89C51-16JC	44J	(0°C to 70°C)
	ļ	AT89C51-16PC	40P6	
		AT89C51-16QC	44Q	
	Ì	AT89C51-16AI	44A	industrial
		AT89C51-16JI	44J	(-40°C to 85°C)
		AT89C51-16PI	40P6	
		AT89C51-16QI	44Q	
	t i i i i i i i i i i i i i i i i i i i	AT89C51-16AA	44A	Automotive
		AT89C51-16JA	44J	(-40°C to 105°C)
		AT89C51-16PA	40P6	•
		AT89C51-16QA	44Q	
20	5V ± 20%	AT89C51-20AC	44A	Commercial
1		AT89C51-20JC	44J	(0°C to 70°C)
		AT89C51-20PC	40P6	
		AT89C51-20QC	44Q	
ļ	-	AT89C51-20AI	44A	Industrial
		AT89C51-20JI	44J	(-40°C to 85°C)
	ľ	AT89C51-20PI	40P6	-
		AT89C51-20QI	44Q	

Ordering Information


Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	5V ± 20%	AT89C51-24AC	44A	Commercial
		AT89C51-24JC	44J	(0°C to 70°C)
		AT89C51-24PC	44P6	
		AT89C51-24QC	44Q	
		AT89C51-24AI	44A	Industriai
		AT89C51-24JI	44J	(-40°C to 85°C)
		AT89C51-24PI	44P6	
		AT89C51-24QI	44Q	


PERPUSTAXAAN Universitas Katolik View a manuala SUKADAA

.

	Package Type	
44A	44 Lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)	
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)	
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	D .
44Q	44 Lead, Plastic Gull Wing Quad Flatpack (PQFP)	•







3.53/.139

0.07. .003

0.50/.020

0.55/.022

0.01/.003

4.89/.193

110./2.

6.09/.240

Unit : mm/inch General tolerance : ±0.5 mm

	No.	Symbol	Level		Function
0.75/.030	1	Vss	-		OV (GND)
	2	Vcc	•	Power	5V ±10%
	3	Vee		Supply	for LCD Drive
	4	RS	H/L	H: Data I L: Instruc	nput tion Input
	5	R/W	H/L	H:READ	L:WRITE
	6	E	Н, Ъ	Enable Si	gnal
	7	DB0	H/L	Ţ	
	8	DBI	H/L] [
··	9	DB2	H/L		
	10_	_DB3_	HL	1	
	11	DB4	H/L	Data Bus	
	12	DB5	HIL	[
ĺ	13	DB6	IIL		
	14	DB7	H/L		
ons diagran	15	V+ BL	-	Back Light	4 - 4.2V 50-200mA
- (16	V- BL		Supply	0V (GND)

Figure 1 Dimensions d

INTRODUCTION

Selko Instruments intelligent dot matrix liquid crystal display modules have on-board controller and LSI drivers, which display alpha numerics, Japanese KATA KANA characters and a wide variety of other symbols in either 5 x 7 dot matrix.

The internal operation in the KS0066 controller chip is determined by signals sent from the MPU. The signals


include: 1) Register select RS input consisting of instruction register (IR) when RS = 0 and data register (DR) when RS = 1; 2) Read/write (R/W); 3) Data bus (DB7~ DB0); and 4) Enable strobe (E) depending on the MPU or through an external parallel I/O port. Details on instructions data entry, execution times, etc. are explained in the following sections.

READ AND WRITE TIMING DIAGRAMS AND TABLES

The following timing characteristics are applicable for all of Seiko's LCD dot matrix character modules.

READ TIMING CHARACTERISTICS V==5.0V±5%, V==0°C to 50°C										
ltem	Symbol	Stan	dard	Unit						
		Min.	Max.							
Enable cycle time	t _{cvc} E	500		ns						
Enable pulse width High Level	PW _{EH}	230		ns						
Enable rise and fall time	ten, ter		20	ns						
Address setup time RS,R/W-E	t _{AS}	40		ns						
Address hold time	t _{ari}	10		ns						
Data delay time	LOOR		160	ns						
Data hold time	t _{ri}	5	—	ns						

WRITE TIMING V∞=5.0V±5%, V∞				, + .,
ltem	Symbol	Stan	dard	Unit
		Min.	Max.	
Enable cycle time	t _{cyc} E	500		ns
Enable pulse width High Level	PWEH	230		ns
Enable rise and fall time	LER. LEF		20	ns
Address setup time RS,RW-E	t _{as}	40		ាន
Address hold time	t _{AH}	10		ns
Data setup time	Losw	80	'	ns
Data hold time	t _{ii}	10		ns



DATA READ FROM MODULE TO MPU

DATA WRITE FROM MPU TO MODULE

INTRODUCTION CODES

Instruction	-	iet . :		Daa		ruction (- 804			Description	Execution Time (when f _{cp} or f _{ose}
4 - 1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2	- RS	RW	D87	D86	DBS	DB4	DB3	DB2	DB1	DB0		_(s 250 kHz)
Clear Display	0	0	0	0	o	0	0	0	0	1	Clears all display memory and returns the cursor to the home position (Address 0).	82 µs ~ 1.64ms
Return Home	0	0	0	0	0	0	0	0	1	•	Returns the cursor to the home position (Address 0) shifted to the original position. DD RAM contents remain unchanged.	40 µs - 1.6ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	s	Sets the cursor move direction and specifies to or not to shift the display. These operations write and read.	40 µs - 1.64ms
Display ON/OFF Control	o	0	0	0	0	o	1	D	с	В	(D) is display ON/OFF control; memory remains unchanged in OFF condition. (C) cursor ON/OFF (B) blinking cursor.	40 µs
Cursor or Display Shift	0	0	0	0	0	1	s/c	R/L	•	•	Moves the cursor and shifts the display without changing DD RAM contents.	. 40 μs
Function Set	0	0	٥	0	1	DL	N	F	•	•	Sets interface data length (DL), number of display lines (N), and character font (F).	40 µS
Set CG RAM Address	0	o	0	1			Acc		_		Sets the CG RAM address. CG RAM data is sent and received after this setting.	40 µs
Set DD RAM Address	0	0	1	_		A ₀₀	_				Sets the DD RAM address. DD RAM data is sent and received after this setting.	40 µS
Read Busy Flag & Address	0	1	ßF		AC						Reads Busy Flag (BF) indicating internal operation is being performed and reads address counter contents.	1 µS
Write Data to CG or to DD RAM	1	o		Write Data							Writes data into DD RAM or CG RAM.	40 µs
Read Data from CG or DD RAM	1	1			Read	l Data					Reads data from DD RAM or CG RAM.	40 µS

DD RAM:	Display data RAM	VD = 1:	Increment	C = 1:	Cursor ON	R/L = 1:	Right shift
CG RAM:	Character generator RAM	VD = 0:	Decrement	C = 0:	Cursor Off	R/L = 0:	Left shift
ACG:	CG RAM address	S = 1:	Display shift	8=1:	Blink ON Blink OFF	DL = 1;	8 bits
ADD	DD RAM address corresponds to	S = 0:	No display shift	B = 0: S/C = 1;	Display shift	DL = 0;	4 bits
	cursor address	D = 1:	Display ON	S/C = 0:	Cursor movement	N = 1:	2 lines (L.1671)
Ac:	Address counter used for both DD	D = 0:	Display OFF	BF = 1:	Internal operation in progress	R = 1.	2 miles (L 1071)
	RAM and CG RAM address			8F = 0:	Instruction can be accepted	F = 0:	5 x 7 dot matrix

Execution times in the above table indicate the minimum values when operating frequency is 250 kHz.

When f_{osc} is 270 kHz: $40\mu s \times 250/250 = 37\mu s$


INTRODUCTION CODE EXPLANATIONS

The two registers 1) Instruction Register (IR) and the 2) Data Register (DR) in the KS0066 controller chip are directly controlled by the MPU. Control information is temporarily stored in these registers prior to internal operation start. This allows interface to various types of MPUs which operate at different speeds from that of the KS0066, and allows interface from peripheral control ICs. Internal operations of the KS0066 are determined from the signals sent from the MPU. These signals, including register selection signals (RS), Read/Write (R/W) and data bus signals (DB0 - DB7) are polled instructions.

		- REGISTER SELECTION
RS	R/W	Operation
0	0	IR selection, IR write. Internal operation: Display clear
0	1	Busy flag (DB7) and address counter (DB0 to DB6) read
1	0	DR selection, DR write. Internal operation: DR to DD RAM or CG RAM
1	1	DR selection, DR read. Internal operation: DD RAM or CG RAM to DR

ADDRESS COUNTER (AC)

The counter specifies an address when data is written into DD RAM or CG RAM and the data stored in DD RAM or CG RAM is read out. If an Address Set instruction (for DD RAM or CG RAM) is written in the IR, the address information is transferred from the IR to the AC. When display data is writ-



Clear all display memory and return the cursor to the

CURSOR HOME

	RS	R/W	D87				<u> </u>			_DB0	_
Code	0	0	0	0	0	0	0	0	1	•	ļ
								*D	oesn't	matte	r

Returns cursor to home position. First line first character

ten into or read from DD RAM or CG RAM, the AC is automatically incremented or decremented by one according to the Entry Mode Set. The contents of the AC are output to DB0 to DB6; refer to above "Register Selection Table" when RS = 0and R/W = 1.


home position. In other words, the cursor returns to the first character block on the first line on all 1, 2, and 4 line character modules except L4044. I the above is entered on E2 (the second controller for lines 3 and 4), the cursor will return to the first character on the third line.

blocks on all 1, 2 and 4 line display; except L4044 refer "clear display": (Address 0; A_{00} "80"). The contents of the DD RAM remain unchanged.

Conditions of use	Restrictions
When executing the Display Clear or Cursor Home	The Cursor Home instruction should be executed again immediately
instruction when the display is shifted	after the Display Clear or Cursor Home instruction is executed.
(after execution of Display Shift instruction).	Do not leave an interval of a multiple of 400/fosc* second after the first executio
	• L4052: f _{osc} = 250 kHz
	 The other modules: f_{OSC} = 270 kHz
	*fosc: Oscillation frequency
When 23 _H , 27 _H , 63 _H , or 67 _H is used as a DD RAM	Defore executing the Cursor Home instruction, the data of the four DD
address to execute Cursor Home instruction.	RAM addresses given at the left should be read and saved. After execution, t
	the data again in DD RAM. (This restriction is necessary to prevent the contr
	of the DD RAM addresses from being destroyed after the Cursor Home
	instruction has been executed.)

OPERATING INSTRUCTIONS


ENTRY MODE SET



I/D: Increments (I/D = 1) or decrements (I/D = 0) the DD RAM address by one block when writing or reading a character code from DD RAM or CG RAM. The cursor automatically moves to the right when incremented by one or to the left if decremented by one.

S: Shifts the entire display to either the right or left when S = 1 (high). When S = 1 and 1/D = 1 the display shifts one position to the left. When S = 1 and 1/D = 0 the display shifts one position to the right. This right or left shift occurs after each data write to DD RAM. Display is not shifted when reading from DD RAM. Display is not shifted when S = 0.

DISPLAY AND CURSOR ON/OFF CONTROL




D: Display is turned ON when D = 1 and OFF when D = 0. When display is OFF, display data in DD RAM remains unchanged. Information comes back immediately when D = 1 is entered.

C: Cursor is displayed when C = 1 and not displayed when C = 0. If the cursor disappears, function of I/D etc.

does not change during display data write. In a 5 x 7 dot matrix there is an eighth line which functions as the cursor.

B: When B = 1, the character at the cursor position starts blinking. When B = 0 the cursor does not blink. The blink is done by stiching between the all black dot matrix and displayed character at 0.4 seconds intervals. The cursor and the blink can be set at the same time (fosc = 250 kHz).

5 x 7 dot matrix



CURSOR OR DISPLAY SHIFT

	RS	R/W	D87	<u> </u>						_DB0
Code	0	0	0	0	0	1	S/C	R/L	•	\cdot

* Doesn't Matter


Cursor/Display Shift moves the cursor or shifts the display without changing the DD RAM contents.

The cursor position and the AC contents match. This instruction is available for display correction and retrieval because the cursor position or display can be shifted without writing or reading display data. In case of a 2-line display, the cursor is shifted from character block 40 of line 1 to character block 1 of line 2. Displays of lines 1 and 2 are shifted at the same time. In case of a 4-line display, the cursor does not move continuously from line 2 to line 3. The cursor is shifted from character block 40 of line 3 to character block 1 of line 4. Displays of lines 3 and 4 are shifted at the same time. The display pattern of line 2 or 4 is not shifted to line 1 or 3.

s/C	R/L	Operation
0	0	The cursor position is shifted to the left (the AC decrements one)
0	1	The cursor position is shifted to the right (the AC increments one)
1	0	The entire display is shifted to the left with the cursor
1	1	The entire display is shifted to the right with the cursor

(X

FUNCTION SET



DL: Interface data length When DI = 1 the data

When DL = 1, the data length is set at 8 bits (DB7 to DB0). When DL = 0, the data length is set at 4 bits (DB7 to DB4). The upper 4 bits are transferred first, then the lower 4

* Doesn't Matter bits follow.

Function Set sets the interface data length, the number of display lines and the character font.


N: Number of display lines

F: Sets character font

• N • •	F	Number of display lines	Character font	Duty Cycle	LCD Module
1	0	2	5 x 7 dot matrix	1/16	All character LCD modules


The Function Set instruction must be executed prior to all other instructions except for Busy Flag/Address Read. If another instruction is executed first, no function instruction except changing the interface data lenght can be executed.

CG RAM ADDRESS SET



CG RAM addresses, expressed as binary AAAAAA, are set to the AC. Then data in CG RAM is written from or read to the MPU.

DD RAM ADDRESS SET



DD RAM addresses expressed as binary AAAAAA are set to the AC. Then data in DD RAM is written from or read to the MPU.

BUSY FLAG/ADDRESS READ

	RS	R/W	DB7				·	<u>-</u>		_DB0	
Code	0	0	BF	A	A	A	A	A	A	A	
				- Upp	er bit				Lower	bit →	-


The BF signal can be read to verify if the controller is indicating that the module is working on a current instruction.

When BF = 1, the module is working internally and the next instruction cannot be accepted until the BF value becomes 0.

When BF = 0, the next instruction can be accepted.


Therefore, make sure that BF = 0 before writing the next instruction. The AC values of binary AAAAAA are read out at the same time as reading the busy flag. The AC addresses are used for both CG RAM and DD RAM but the address set before execution of the instruction determines which address is to be used.

DATA WRITE TO CG RAM OR DD RAM



Binary eight-bit data DDDDDDD is written into CG RAM or DD RAM. The CG RAM Address Set instruction or the DD RAM Address Set instruction before this instruction selects either RAM. After the write operation, the address and display shift are determined by the entry mode setting.

DATA READ TO CG RAM OR DD RAM



Binary eight-bit data DDDDDDDD is read from CG RAM or DD RAM. The CG RAM Address Set instruction or the DD RAM Address Set instruction before this instruction selects either RAM. In addition, either instruction is executed immediately before this instruction. If no Address Set instruction is executed before a read instruction, the first data read becomes invalid. If read instructions are executed consecutively, data is normally read from the second time. However, if the cursor is shifted by the Cursor Shift instruction when reading DD RAM, there is no need to execute an address set instruction because the Cursor Shift instruction does this.

After the read operation, the address is automatically incremented or decremented by one according to the entry mode, but the display is not shifted.

Note: The AC is automatically incremented or decremented by one according to the entry mode after a write instruction is excecuted to write data in CG RAM or DD RAM. However, the data of the RAM selected by the AC are not read out even if a read instruction is executed immediately afterwards.

$5 \times 7 + CURSOR$

Relationships between CG RAM addresses and character codes (DD RAM) and character patterns (CG RAM data), (5 x 7 dot matrix).5 X 7 Table

Chara (DD I	acter code RAM data)	CO	RAM	addr	ess					cter pattern RAM data)	
7 6 5 Upper b	4 3 2 1 0 it Lower bit	5 Uppe	4 3 erbit	2 Lov	1 wer bil	0		7 (Up	55 perb	4 3 2 1 0 bit Lower bit	
000	0 • 0 0 0	0	0 0	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1				1 1 1 0 0 0 1 1 0 0 0 1 1 1 0 1 1 1 1 0 0 0 1 1 1 0 1 1 1 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 </th <th>Example of character pattern (R) Cursor position</th>	Example of character pattern (R) Cursor position
000	0 • 0 0 1	0	0 1	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1		•		1 0 0 0 1 0 0 1 0 1 1 1 0 0 1 0 0 0 0 1 1 1 1 1 1 1 0 0 1 0 0 0 0 1 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0	Example of character pattern (¥)
				0	0	0		•••	•		
000	0 • 1 1 1	 1	1 1	1 1 1 1 1	0 0 1 1	0 1 0 1	1		•		

Notes: In CG RAM data, 1 corresponds to Selection and 0 to Non-selection on the display.

- Character code bits 0 to 2 and CG RAM address bits 3 to 5 correspond with each other (three bits, eight types).
- CG RAM address bits 0 to 2 specify a line position for a character pattern. Line 8 of a character pattern is the cursor position where the logical sum of the cursor and CG RAM data is displayed. Set the data of line 8 to 0 to display the cursor. If the data is charged to 1, one bit lights, regardless of the cursor.
- The character pattern column position corresponds to CG RAM data bits 0 to 4 and bit 4 comes to the left end. CG RAM data bits 5 to 7 are not displayed but can be used as general data RAM.
- When reading a character pattern from CG RAM, set to 0 all of character code bits 4 to 7. Bits 0 to 2 determine which pattern will be read out. Since bit 3 is not valid, 00^H and 08^H select the same character.

PROGRAMMING THE CHARACTER GENERATOR RAM (CG RAM)

The character generator RAM (CG RAM) allows the user to create up to eight custom 5 x 7 characters + cursor (5 x 8). Once programmed, the custom characters or symbols are accessed exactly as if they were in ROM. However since the RAM is a volatile memory, power must be continually maintained. Otherwise, the custom characters/symbols must be programmed into non-volatile external ROM and sent to the display after each display initialization. All dots in the 5 x 8 dot matrix can be programmed, which includes the cursor position.

The modules RAM are divided into two parts: data display RAM (DD RAM) and custom character generator RAM (CG RAM). This is not to be confused programming the custom character generator RAM with the 192 character generator ROM. The CG RAM is located between hex 40 and 7F and is contiguous. Locations 40 thru 47 hold the first custom character (5×8), 48 thru 4F hold the second custom character, 50 thru 57 hold the third CG, and so forth to 78 thru 7F for the eighth CG character/symbol.

If during initialization the display was programmed to automatically increment, then only the single initial address, 40, need be sent. Consecutive row data will automatically appear at 41, 42, etc. until the completed character is formed. All eight custom CG characters can be programmed in 64 consecutive "writes" after sending the single initial 40 address.

The CG RAM is 8 bits wide, although only the right-most 5-bits are used for a custom CG character row. TK's left-most dot of programming the CG RAM character corresponds to D4 in the most significant nibble (XXXD4) of the data bus code, with the remaining 4 dots in the row corresponding to the least significant nibble (D3 thru D0), D0 being the rightmost dot. Thus, hex 1F equals all dots on and hex 00 equals all dots off. Examples include hex 15 (10101) equal to 3 dots on the hex 0A (01010) equal 2 dots on. In each case the key 5-bits of the 8-bit code program one row of a custom CG character. When all 7 or 8 rows are programmed, the character is complete. A graphic example is shown below:

RS	R/W ·	Data	Display	Description
<u> </u>	00	40		addresses 1st row, 1st CG character
1	00	11	* *	result of 11, 1st row
1	00	<u>0A</u>	**	result of 0A, 2nd row
1	0	1F	****	result of 1F, 3rd row
1	0	04	*	result of 04, 4th row
1	0	<u>1F</u>	****	result of 1F, 5th row
1	0	04	*	result of 04, 6th row
	0	04	*	result of 04, 7th row
1	0	00		result of 00, 8th row (cursor position)
1	0	15	***	1st row, 2nd CG character. Note: Addressing not now required; hex 48 is next in the sequence.

OPERATING INSTRUCTIONS

ADDRESS LOCATIONS

1)	L1671-Series (16 characters x 1 line)
Line 1	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 80 81 82 83 84 85 86 87 C0 C1 C2 C3 C4 C5 C6 C7 NOTE: L1671 series is initialized as a 2 line display, because of the absence of an LCD driver. You must address character no. 9 as you would the first position on the 2nd line which is (C0).
2)	L1672-Series (16 characters x 2 lines)
	L1682-SERIES
	L1692-Series
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Line 1	80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F
Line 2	C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA C8 CC CD CE CF
3)	L1634-Series (16 characters x 4 lines)
3)	
Line 1	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 80 81 82 83 84 85 86 87 88 89 8A 88 8C 80 8E 8F
Line 2	CO C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF
Line 3	90 91 92 93 94 95 96 97 98 99 9A 98 9C 9D 9E 9F
Line 4	DO D1 D2 D3 D4 D5 D6 D7 D8 D9 DA D8 DC DD DE DF
4)	L2032-Series (20 characters x 2 lines)
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
Line 1	80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93
Line 2	CO C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3
5)	
5)	L2034-Series (20 characters x 4 lines)
Line 1	7 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93
Line 2	C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3
Line 3	94 95 96 97 98 99 9A 9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7
Line 4	╞─┼┟┟┼┟┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼┼
	D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF E0 E1 E2 E3 E4 E5 E6 E7
6)	L2462-Series (24 characters x 2 lines)
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
Line 1	80 81 82 83 84 85 86 87 88 89 8A 88 8C 8D 8E 8F 90 91 92 93 94 95 96 97
Line 2	CO C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7
7)	L4052-Series (40 characters x 2 lines)
	L4044-Series (40 characters x 4 lines)
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
Line 1	80 81 82 63 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 98 9C 90 9E 9F A0 A1 A2 A3 A4 A5 A6 A7
Line 2	C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA D8 DC D0 DE DF E0 E1 E2 E3 E4 E5 E6 E7
Line 3	80 81 82 83 84 85 86 87 88 89 8A 88 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 98 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A5 A7
Line 4	CO C1 C2 C3 C4 C5 C6 C7 C8 C9 CA C8 CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA D8 DC DD DE DF E0 E1 E2 E3 E4 E5 E6 E7
	Note: Address locations on lines 1 & 2 are controlled by enabling E1. Address locations on lines 3 & 4 are controlled by enabling E2.

	_		_		_		_		the second s				
Upper 4 bits 4 bits 4 bits	0000 (0)	0010 (2)	0011 (3)	0100 (4)	0101 (5)	0110 (6)	0111 (7)	1010 (A)	1011 (B)	1100 (C)	1101 (D)	1110 (E)	1111 (F)
××××0000 (0)	CG RAM (1)				 :	•••	.			•		: ::::	;
x x x x 0001 (1)	(2)	:					•:	:::				::: •:::	
x x x x 0010 (2)	(3)	::	····:				 .	i"	•;;••	: <u>; ;</u>	.::: [:]		<u>.</u>
x x x x 0011 (3)	(4)		•		:;			!	;; ; ;			:::.	::::
x x x x 0100 (4)	(5)	::::	. .				·i	•.		! .	·[::	1	::::
x x x x 0101 (5)	(6)	** 	·		li		I!	::		.			··· 11
x x x x 0110 (6)	(7)		i,		I.,I	·į	i.,i		<u>;</u> ;;	•••		<u>ا</u> ا	: :- :
x x x x 0111 (7)	(8)	::					1,.,1	., [,] ,	::::::			1	
x x x x 1000 (8)	(1)							.:¦`			i,i		
x x x x 1001 (9)	(2)		•		۱ ۲		·!	:- <u>:-</u> ;	·:;;	.1	11,-	•• :	I[
0101 x x x x 1010	(3)	::::	:: :1		····: :	·	·····			: . !			:: : ::
x x x x 1011 (B)	(4)		;; ;;		I	k:			·!·!·	[11	:::	.]=i
x x x x 1100 (C)	(5)	:	::	1		1	1	1::	::		·	: : :.	i:::I
××××1101 (D)	(6)					Ĩ"I	:-			···.,		÷	
x x x x 1110 (E)	(7)	11		ŀ.,	···	:":	;.			! 2 1 1	•.••	÷	
x x x x 1111 (F)	(8)			[<u>.</u>		:	·::	• ::•	·		:::		

CHARACTER FONT CODES (5 x 7 DOT MATRIX)

Upper 4 Bit Hexadecimal

Lower 4 Bit Hexadecimal

EXAMPLES OF 8-BIT AND 4-BIT DATA TRANSFER OPERATION


DISPLAY INITIALIZATION

Each time the module is turned on or reset, an initialization procedure must be executed. The procedure consists of sending a sequence of hex codes from the microprocessor or parallel I/O port. The initialization sequence turns on the cursor, clears the display, and sets the module onto an auto-increment mode.

The initial hex code 30, 34, or 38 is sent two or more times to ensure the module enters the 8-bit or 4-bit data

mode. All the initialization sequences are performed under the condition of Register Select (RS) = 0 (low) and Read/Write (R/W) = 0 (low).

The 4-bit data bus microcontroller may operate the display module by sending the initialization sequence in 4-bit format. Since 4-bit operation requires the data to be sent twice over the higher 4-bit bus lines (D4-D7), memory requirements are doubled.




A. EXAMPLE FOR THE MODULE WITH 5 x 7 Character Format Under 8-Bit Data Transfer

Note: 1) Both RS and R/W terminals shall be "0" in this sequence.

- RS, R/W and Data are latched at the falling edge of the Enable signal, (falling edge is typically 10nSec; Max: 20nSec).
- 3) L4044 has t obe initialized on E1 and E2 respectively.

EXAMPLES OF 8-BIT AND 4-BIT DATA TRANSFER OPERATION

B. EXAMPLE FOR THE MODULE WITH 5 x 7 Character Format Under 4-Bit Data Transfer



- Note:
 - 1) Both RS and RW terminals shall be "0" in this sequence.
 - 2) RS, R/W and Data are latched at the falling edge of the Enable signal,
 - 3) Enable signal has to be sent after every 4-bit Data transfer.

NE/SA/SE555/SE555C

DESCRIPTION

The 555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA.

FEATURES


- Turn-off time less than 2µs
- Max. operating frequency greater than 500kHz
- Timing from microseconds to hours
- Operates in both astable and monostable modes
- High output current
- Adjustable duty cycle
- TTL compatible
- Temperature stability of 0.005% per °C

APPLICATIONS

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation

ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
8-Pin Plastic Small Outline (SO) Package	0 to +70°C	NE555D	0174C
8-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE555N	0404B
8-Pin Plastic Dual In-Line Package (DIP)	-40°C to +85°C	SA555N	0404B
8-Pin Plastic Small Outline (SO) Package	-40°C to +85°C	SA555D	0174C
8-Pin Hermetic Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE555CFE	<u> </u>
8-Pin Plastic Dual In-Line Package (DIP)	-55°C to +125°C	SE555CN	0404B
14-Pin Plastic Dual In-Line Package (DIP)	-65°C to +125°C	SE555N	0405B
8-Pin Hermetic Cerdip	-65°C to +125°C	SE555FE	
14-Pin Ceramic Dual In-Line Package (CERDIP)	0 to +70°C	NE555F	0581B
14-Pin Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE555F	0581B
14-Pin Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE555CF	0581B




Product specification

NE/SA/SE555/SE555C

BLOCK DIAGRAM



EQUIVALENT SCHEMATIC



NE/SA/SE555/SE555C

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
	Supply voltage		
Vcc	SE555	+18	
	NE555, SE555C, SA555	+16	V V
PD	Maximum allowable power dissipation ¹	600	mW
TA	Operating ambient temperature range		
	NE555	0 to +70	°C
	SA555	-40 to +85	°⊂
	SE555, SE555C	-55 to +125	°C
T _{STG}	Storage temperature range	-65 to +150	<u>°C</u>
TSOLD	Lead soldering temperature (10sec max)	+300	<u>ۍ</u>

NOTES:

NOTES:
 The junction temperature must be kept below 125°C for the D package and below 150°C for the FE, N and F packages. At ambient temperatures above 25°C, where this limit would be derated by the following factors:

 D package 160°C/W
 FE package 150°C/W
 N package 100°C/W
 F package 100°C/W
 F package 100°C/W

NE/SA/SE555/SE555C

DC AND AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{CC} = +5V$ to +15 unless otherwise specified.

SYMBOL		TEAT CONDUCIONS	T	SE555		NE555/SE555C			
STMBOL	PARAMETER	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNIT
Vcc	Supply voltage		4.5	<u> </u>	18	4.5		16	V
lcc	Supply current (low	V _{CC} =5V, R _L =∞		3	5		3	6	mA
	state) ¹	V _{CC} =15V, R _L =∞		10	12]	10	15	mA
	Timing error (monostable)	$R_A=2k\Omega$ to 100kΩ							
^t M	Initial accuracy ²	C=0.1µF		0.5	2.0	1	1.0	3.0	%
∆t _M /∆T	Drift with temperature			30	100	1	50	150	ppm/°C
∆t _M /∆Vs	Orift with supply voltage			0.05	0.2	1	0.1	0.5	%∧
	Timing error (astable)	$R_A, R_B = 1k\Omega$ to $100k\Omega$				1			
t _A	Initial accuracy ²	C=0.1µF		4	6	Į	5	13	%
∆t _A /∆T	Drift with temperature	V _{CC} =15V			500			500	ppm/°C
∆t _A /∆VS	Drift with supply voltage			0.15	0.6	1	0.3	1	%∧
Vc	Control voltage ievel	V _{CC} =15V	9.6	10.0	10.4	9.0	10.0	11.0	V
_		V _{CC} =5V	2.9	3.33	3.8	2.6	3.33	4.0	v
		V _{CC} =15V	9.4	10.0	10.6	8.8	10.0	11.2	v
V _{тн}	Threshold voltage		1	ł	1	1		1	}
		V _{CC} =5∨	2.7	3.33	4.0	2.4	3.33	4.2	v
	Threshold current ³	f	1	0.1	0.25	<u> </u>	0.1	0.25	μA
VTRIG	Trigger voltage	V _{CC} =15V	4.8	5.0	5.2	4.5	5.0	5.6	v v
		V _{CC} =5V	1.45	1.67	1.9	1.1	1.67	2.2	v
TRIG	Trigger current	V _{TRIG} =0V		0.5	0.9	<u> </u>	0.5	2.0	μA
VRESET	Reset voltage4	V _{CC} =15V, V _{TH} =10.5V	0.3	<u> </u>	1.0	0.3		1.0	V
RESET	Reset current	VRESET=0.4V	1	0.1	0.4		0.1	0.4	mA
	Reset current	VRESET=0V		0.4	1.0	1	0.4	1.5	mA
		V _{CC} =15V	1						
		ISINK=10mA		0.1	0.15		0.1	0.25	v
		ISINK=50mA		0.4	0.5		0.4	0.75	V V
VOL	Output voltage (low)	ISINK=100mA		2.0	2.2		2.0	2.5	v
		ISINK=200mA		2.5	1	}	2.5	į	v
	(V _{CC} =5V							
	(Isink=8mA		0.1	0.25	} '	0.3	0.4	V
		ISINK=5mA		0.05	0.2		0.25	0.35	l v
	1	V _{CC} =15V		h	<u> </u>				
		I _{SOURCE} =200mA		12.5	ļ		12.5	ļ	l v
V _{OH}	Output voltage (high)	ISOURCE=100mA	13.0	13.3	1	12.75	13.3	ł	v
		V _{CC} ≍5V							
		ISOURCE=100mA	3.0	3.3	(2.75	3.3	[l v
^t OFF	Turn-off time ⁵	VRESET=VCC	1	0.5	2.0	<u> </u>	0.5	2.0	μs
<u>te</u>	Rise time of output		1	100	200	f	100	300	
4 <u> </u>	Fail time of output	<u> </u>		100	200	 	100	300	ns
<u> </u>	Discharge leakage current	<u> </u>	+	20	100	<u> </u>	20	100	nA

NOTES:

1. Supply current when output high typically 1mA less. 2. Tested at Vcc=5V and Vcc=15V.


3. This will determine the max value of RA+RB, for 15V operation, the max total R=10MQ, and for 5V operation, the max. total R=3.4MQ.

4. Specified with trigger input high.

5. Time measured from a positive going input pulse from 0 to 0.8×V_{CC} into the threshold to the drop from high to low of the output. Trigger is tied to threshold.


NE/SA/SE555/SE555C

TYPICAL PERFORMANCE CHARACTERISTICS




NE/SA/SE555/SE555C

TYPICAL APPLICATIONS



NE/SA/SE555/SE555C

TYPICAL APPLICATIONS



Trigger Pulse Width Requirements and Time Delays

Due to the nature of the trigger circuitry, the timer will trigger on the negative going edge of the input pulse. For the device to time out property, it is necessary that the trigger voltage level be returned to some voltage greater than one third of the supply before the time out period. This can be achieved by making either the trigger pulse sufficiently short or by AC coupling into the trigger, By AC coupling the trigger, see Figure 1, a short negative going pulse is achieved when the trigger signal goes to ground. AC coupling is most frequently used in conjunction with a switch or a signal that goes to ground which initiates the timing cycle. Should the trigger be held low, without AC coupling, for a longer duration than the timing cycle the output will remain in a high state for the duration of the low trigger signal, without regard to the threshold comparator state. This is due to the predominance of Q_{15} on the base of $\mathsf{Q}_{16},$ controlling the state of the bi-stable flip-flop. When the trigger signal then returns to a high level, the output will fall immediately. Thus, the output signal will follow the trigger signal in this case.

Another consideration is the "turn-off time". This is the measurement of the amount of time required after the threshold reaches 2/3 V_{CC} to turn the output low. To explain further, Q₁ at the threshold input turns on after reaching 2/3 V_{CC}, which then turns on Q₅, which turns on Q₆. Current from Q₆ turns on Q₁₆ which turns Q₁₇ off. This allows current from Q₁₉ to turn on Q₂₀ and Q₂₄ to given an output low. These steps cause the 2µs max, delay as stated in the data sheet.

Also, a delay comparable to the turn-off time is the trigger release time. When the trigger is low, Q_{10} is on and turns on Q_{11} which turns on Q_{15} . Q_{15} turns off Q_{16} and allows Q_{17} to turn on. This turns off current to Q_{20} and Q_{24} , which results in output high. When the trigger is released, Q_{10} and Q_{11} shut off, Q_{15} turns off, Q_{16} turns on and the circuit then follows the same path and time delay explained as "turn off time". This trigger release time is very important in designing the trigger pulse width so as not to interfere with the output signal as explained previously.



BD135/137/139

Medium Power Linear and Switching Applications

Complement to BD136, BD138 and BD140 respectively



1 TO-126 1. Emitter 2.Collector 3.Base

NPN Epitaxial Silicon Transistor

Absolute Maximum Ratings 1 C=25 C unless otherwise noted

Symbol	Para	Imeter	Value	Units
V _{CBO}	Collector-Base Voltage	: BD135	45	v
	-	: BD137	60	V
		: BD139	80	V
V _{CEO}	Collector-Emitter Voltage	: BD135	45	V
		: BD137	60	V
		: BD139	80	V
VEBO	Emitter-Base Voltage		5	V
l _C	Collector Current (DC)	<u></u>	1.5	A
I _{CP}	Collector Current (Pulse)		3.0	A
l ₈	Base Current	······································	0.5	A
Pc	Collector Dissipation (T _C =25°C	C)	12.5	w
Pc	Collector Dissipation (Ta=25°C	5)	1.25	W
P _C P _C T _J	Junction Temperature	Approximate	150	3 °
T _{STG}	Storage Temperature	100	- 55 - 150	°C

Electrical Characteristics Tc=25°C unless otherwise noted

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
V _{CEO} (sus)	Collector-Emitter Sustaining Voltage				1	
000	: BD135	$l_{\rm C} = 30 m A$, $l_{\rm B} = 0$	45	1		l v
	: BD137		60	ł	1	l v
	: BD139		80	}	1	V V
ICBO	Collector Cut-off Current	$V_{CB} = 30V, I_E = 0$			0.1	μA
EBO	Emitter Cut-off Current	$V_{EB} = 5V. I_{C} = 0$			10	μA
h _{FE1}	DC Current Gain : ALL DEVICE	$V_{CE} = 2V, I_{C} = 5mA$	25			
h _{FE2}	: ALL DEVICE	$V_{CE} = 2V, I_{C} = 0.5A$	25	1		1
hFE3	: BD135	$V_{CE} = 2V, I_{C} = 150 \text{mA}$	40	}	250	1
	: BD137, BD139		40	{	160	1
V _{CE} (sat)	Collector-Emitter Saturation Voltage	I _C = 500mA, I _B = 50mA			0.5	V
V _{BE} (on)	Base-Emitter ON Voltage	$V_{CE} = 2V, I_{C} = 0.5A$	[1	1	V

h_{FE} Classification

Classification	6	10	16
h _{FE3}	40 ~ 100	63 ~ 160	100 ~ 250

@2000 Fairchild Semiconductor international

Rev. A. February 2000


BD135/137/139

NPN Silicon Expitaxial Planar Transistor

for switching and AF amplifier applications.

The transistor is subdivided into four groups, A, B, C, and D, according to its DC current gain. As complementary type the PNP transistor HN 9015 is recommended.

On special request, these transistors can be manufactured in different pin configurations. Please refer to the "TO-92 TRANSISTOR PACKAGE OUTLINE" on page 80 for the available pin options.



TO-92 Plastic Package Weight approx. 0.18 g Dimensions in mm

	Symbol	Value	Uni
Collector Base Voltage	VCBO	30	V
Collector Emitter Voltage	V _{CES}	30	V
Collector Emitter Voltage	VCEO	30	V
Emitter Base Voltage	VEBO	5	v
Collector Current	lc	100	mA
Peak Collector Current	Ісм	200	mA
Peak Base Current	Івм	200	mA
Peak Emitter Current	-1EM	200	mA
Power Dissipation at Tamb = 25 °C	Ptot	500 ¹⁾	Wm
Junction Temperature	Tj	150	°C
Storage Temperature Range	Ts	-65 to +150	°C

Absolute Maximum Ratings

G S P FORM A AVAILABLE



SEMTECH ELECTRONICS LTD. (wholly owned subsidiary of HGNEY TECHNOLDEY LTD.)



Characteristics at Tamb = 25 °C

DC Current Gain at $V_{CE} = 5$ V, $I_C = 1$ mA Current Gain Group A					
B C	hee hee	60 100 200 400	-	150 300 600 1000	-
Collector Saturation Voltage at $I_C = 10$ mA, $I_B = 0.5$ mA at $I_C = 100$ mA, $I_B = 5$ mA	VCEsat VCEsat	-	80 200	200	mV mV
Base Saturation Voltage at $I_C = 10$ mA, $I_B = 0.5$ mA at $I_C = 100$ mA, $I_B = 5$ mA	VBEssi VBEssi	-	700 900	-	mV mV
Base Emitter Voltage at $V_{CE} = 5 V$, $I_C = 2 mA$ at $V_{CE} = 5 V$, $I_C = 10 mA$	VBE VBE	580 -	660 -	700 750	mV mV
Collector Cutoff Current at $V_{CE} = 30 \text{ V}$ at $V_{CE} = 30 \text{ V}$, $T_j = 125 ^{\circ}C$ at $V_{CB} = 30 \text{ V}$ at $V_{CB} = 30 \text{ V}$, $T_j = 150 ^{\circ}C$	lces lces lceo lceo lceo	-	0.2 - - -	15 4 15 5	ΛΛ μΑ ΓΑ μΑ
Gain Bandwidth Product at $V_{CE} = 5 V$, $I_C = 10 \text{ mA}$, f = 100 MHz	fT	+	300	· _	MHz
Collector Base Capacitance at $V_{CB} = 10 V$, f = 1 MHz	С _{С80}	•	3.5	6	pF
Emitter Base Capacitance at V _{EB} = 0.5 V, f = 1 MHz	CEBO	-	9	-	pF
Noise Figure at V _{CE} = 5 V, I _C = 200 μA, R _G = 2 kΩ f = 1 kHz, Δf = 200 Hz	F	-	2	10	dB
Thermal Resistance Junction to Ambient	FithA	-		250")	K/W


G S P FORM A AVAILABLE



(wholly owned subsidiary of HONEY TECHNOLDGY LTD.)

SEMTECH ELECTRONICS LTD.





54

74

4.0

8.0

mA

10L

Output Current - Low

SN54/74LS32

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits				
Symbol	Parameter		Min	Тур	Max	Unit	Test C	Conditions
∨ін	Input HIGH Voltage		2.0			v	Guaranteed Inp All Inputs	ut HIGH Voltage for
	5			1	0.7	v	Guaranteed Inp	ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	Ň	All Inputs	
VIK	Input Clamp Diode Voltage	8		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	= – 18 mA
Maria		54	2.5	3.5		v	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{II}$ or V _{IL} per Truth Table	
VOH	Output HIGH Voltage	74	2.7	3.5		v		
		54, 74		0.25	0.4	v	I _{OL} = 4.0 mA V _{CC} = V _{CC} M V _{IN} ≠ V _{IL} or V I _{OL} ≠ 8.0 mA	
VOL	Output LOW Voltage	74		0.35	0.5	v		
1					20	μА	V _{CC} = MAX, VI	N = 2.7 V
ЧΗ	input HIGH Current			1	0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V
۱	Input LOW Current			1	-0.4	mA	V _{CC} = MAX, V	N = 0.4 V
los	Short Circuit Current (Note 1)		-20	1	-100	mA	V _{CC} = MAX	
lcc	Power Supply Current Total, Output HIGH				6.2	mA	VCC # MAX	
	Total, Output LOW			1	9.8]]	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
^τ ΡLΗ	Turn-Off Delay, Input to Output		14	22	ns	V _{CC} = 5.0 V
tPHL	Turn-On Delay, Input to Output		14	22	ns	C _L = 15 pF



MT8888C

March 1997

Integrated DTMF Transceiver with Intel Micro Interface

Features

- Central office quality DTMF transmitter/receiver
- Low power consumption
- High speed Intel micro interface
- Adjustable guard time
- Automatic tone burst mode
- Call progress tone detection to -30dBm

Applications

- · Credit card systems
- Paging systems
- Repeater systems/mobile radio
- Interconnect dialers
- Personal computers

Order MT8888CE MT8888CS MT8888CN

OrderingInformationE20 Pin Plastic DIPS20 Pin SOICCN24 Pin SSOP

-40°C to +85°C

ISSUE 6

Description

The MT8888C is a monolithic DTMF transceiver with call progress filter. It is fabricated in CMOS technology offering low power consumption and high reliability.

The receiver section is based upon the industry standard MT8870 DTMF receiver while the transmitter utilizes a switched capacitor D/A converter for low distortion, high accuracy DTMF signalling. Internal counters provide a burst mode such that tone bursts can be transmitted with precise timing. A call progress filter can be selected allowing a microprocessor to analyze call progress tones.

The MT8888C utilizes an Intel micro interface, which allows the device to be connected to a number of popular microcontrollers with minimal external logic.





Figure 1 - Functional Block Diagram

4-89

MT8888C





Pin Description

Piı	n#		
20	24	Name	Description
1	1	IN+	Non-inverting op-amp input.
2	2	IN-	inverting op-amp input.
3	3	GS	Gain Select. Gives access to output of front end differential amplifier for connection of feedback resistor.
4	4	V _{Ref}	Reference Voltage output (V _{DD} /2).
5	5	V _{SS}	Ground (0V).
6	6	OSC1	Osciliator input. This pin can also be driven directly by an external clock.
7	7	OSC2	Oscillator output. A 3.579545 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit. Leave open circuit when OSC1 is driven externally.
8	10	TONE	Output from internal DTMF transmitter.
9	11	WR	Write microprocessor input. TTL compatible.
10	12	ĊS	Chip Select input. Active Low. This signal must be qualified externally by address latch enable (ALE) signal, see Figure 12.
11	13	RS0	Register Select input. Refer to Table 3 for bit interpretation. TTL compatible.
12	14	RD	Read microprocessor input. TTL compatible.
13	15	ÎRQ/ CP	Interrupt Request/Call Progress (open drain) output. In interrupt mode, this output goes low when a valid DTMF tone burst has been transmitted or received. In call progress mode, this pin will output a rectangular signal representative of the input signal applied at the input op-amp. The input signal must be within the bandwidth limits of the call progress filter, see Figure 8.
14- 17	18- 21	D0-D3	Microprocessor Data Bus. High impedance when $\overline{CS} = 1$ or $\overline{RD} = 1$. TTL compatible.
18	22	ESt	Earty Steering output. Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.
19	23	St/GT	Steering Input/Guard Time output (bidirectional). A voltage greater than V_{TSt} detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V_{TSt} frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.
20	24	V_{DD}	Positive power supply (5V typ.).
	8,9 16,17	NC	No Connection.

Functional Description

The MT8888C Integrated DTMF Transceiver consists of a high performance DTMF receiver with an internal gain setting amplifier and a DTMF generator which employs a burst counter to synthesize precise tone bursts and pauses. A call progress mode can be selected so that frequencies within the specified passband can be detected. The Intel micro interface allows microcontrollers, such as the 8080, 80C31/51 and 8085, to access the MT8888C internal registers.


Input Configuration


The input arrangement of the MT8888C provides a differential-input operational amplifier as well as a bias source (V_{Ref}), which is used to bias the inputs at $V_{DD}/2$. Provision is made for connection of a feedback resistor to the op-amp output (GS) for gain adjustment. In a single-ended configuration, the input pins are connected as shown in Figure 3.

Figure 4 shows the necessary connections for a differential input configuration.

Receiver Section

Separation of the low and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high group frequencies (see Table 1). These filters incorporate notches at 350 Hz and 440 Hz for exceptional dial tone rejection. Each filter output is followed by a single order switched capacitor filter section, which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.








Figure 4 - Differential Input Configuration

FLOW	F _{HIGH}	DIGIT	D3	Dz	D ₁	De
697	1209	1	0	0	0	1
697	1336	2	0	0	1	0
697	1477	3	0	0	1	1
770	1209	4	0	1	0	0
770	1336	5	0	1	0	1
770	1477	6	0	1	1	0
852	1209	7	0	1	1	1
852	1336	8	1	0	0	0
852	1477	9	1	0	0	1
941	1336	0	1	0	1	0
941	1209	•	1	0	1	1
941	1477	#	1	1	0	0
697	1633	A	1	1	0	1
770	1633	в	1	1	1	0
852	1633	С	1	1	1	1
941	1633	D	0	0	0	0
	0= LOGK	LOW, 1=	LOGIC	HIGH		

Table 1. Functional Encode/Decode Table

MT8888C

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies, A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state.

Steering Circuit

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes v_c (see Figure 5) to rise as the capacitor discharges. Provided that the signal condition is maintained (ESt remains high) for the validation period (t_{GTP}), v_c reaches the threshold (V_{TSt}) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Table 1) into the Receive Data Register. At this point the GT output is activated and drives vc to VDD. GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag goes high, signalling that a received tone pair has been registered. The status of the delayed steering flag can be monitored by checking the appropriate bit in the status register. If Interrupt mode has been selected, the IRQ/CP pin will pull low when the delayed steering flag is active.

The contents of the output latch are updated on an active delayed steering transition. This data is presented to the four bit bidirectional data bus when the Receive Data Register is read. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop out) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.





Figure 5 - Basic Steering Circuit

Guard Time Adjustment

The simple steering circuit shown in Figure 5 is adequate for most applications. Component values are chosen according to the following inequalities (see Figure 7):

 $\begin{array}{l} t_{REC} \geq t_{DPmax} + t_{GTPmax} + t_{DAmin} \\ t_{REC} \leq t_{DPmin} + t_{GTPmin} + t_{DAmax} \\ t_{ID} \geq t_{DAmax} + t_{GTAmax} + t_{DPmin} \\ t_{DO} \leq t_{DAmin} + t_{GTAmin} + t_{DPmax} \end{array}$

The value of t_{DP} is a device parameter (see AC Electrical Characteristics) and t_{REC} is the minimum signal duration to be recognized by the receiver. A value for C1 of 0.1 μ F is recommended for most



applications, leaving R1 to be selected by the designer. Different steering arrangements may be used to select independent tone present (t_{GTP}) and tone absent (t_{GTA}) guard times. This may be necessary to meet system specifications which place both accept and reject limits on tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity.

Increasing t_{REC} improves talk-off performance since it reduces the probability that tones simulated by speech will maintain a valid signal condition long enough to be registered. Alternatively, a relatively short t_{REC} with a long t_{DO} would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 6. The receiver timing is shown in Figure 7 with a description of the events in Figure 9.

Call Progress Filter

A call progress mode, using the MT8888C, can be selected allowing the detection of various tones, which identify the progress of a telephone call on the network. The call progress tone input and DTMF input are common, however, call progress tones can only be detected when CP mode has been selected. DTMF signals cannot be detected if CP mode has been selected (see Table 7). Figure 8 indicates the useful detect bandwidth of the call progress filter. Frequencies presented to the input, which are within the 'accept' bandwidth limits of the filter, are hardlimited by a high gain comparator with the IRQ/CP pin serving as the output. The squarewave output obtained from the schmitt trigger can be analyzed by a microprocessor or counter arrangement to determine the nature of the call progress tone being detected. Frequencies which are in the 'reject' area will not be detected and consequently the IRQ/CP pin will remain low.




Figure 8 - Call Progress Response




Figure 7 - Receiver Timing Diagram

 A) TONE BURSTS DETECTED, TONE DURATION INVALID, RX DATA REGISTER NOT UPDATED. B) TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER. C) END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR. D) TONE #n+1 DETECTED, TONE DÜRATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER. E) ACCEPTABLE DROPOUT OF TONE #n+1, TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED. F) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED. F) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR. EXPLANATION OF SYMBOLS V_{In} DTMF COMPOSITE INPUT SIGNAL. EST EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SVGT STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SVGT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER b3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS	EXPLANA	TION OF EVENTS
 C) END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR. D) TONE #n+1 DETECTED, TONE DÜRATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER. E) ACCEPTABLE DROPOUT OF TONE #n+1, TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED. F) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR. EXPLANATION OF SYMBOLS Vin DTMF COMPOSITE INPUT SIGNAL. ESt EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SV/GT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER b3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATION NOT DETECTED AS VALID. INTIMIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. INTIMIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. INTIMIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNAL. INTIMIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. INME TO DETECT VALID FRE	A)	TONE BURSTS DETECTED, TONE DURATION INVALID, RX DATA REGISTER NOT UPDATED.
RETAINED UNTIL NEXT VALID TONE PAIR. D) TONE #n+1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER. E) ACCEPTABLE DROPOUT OF TONE #n+1, TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED. F) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR. EXPLANATION OF SYMBOLS Vin DTMF COMPOSITE INPUT SIGNAL. EST EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SVGT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX ₀ -RX ₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER b3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRO/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. tREC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. tREC MAXIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. tpp MINIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. tpp TIME TO DETECT VALID FREQUENCIES PRESENT.	B)	TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER.
 D) TONE #n+1 DETECTED, TONE DÜRATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER. E) ACCEPTABLE DROPOUT OF TONE #n+1, TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED. F) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR. EXPLANATION OF SYMBOLS Vin DTMF COMPOSITE INPUT SIGNAL. EST EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SVGT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER b3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRREC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. INMIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. INMIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNAL. INMIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. INME TO DETECT VALID FREQUENCIES PRESENT. 	C)	END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER
 E) ACCEPTABLE DROPOUT OF TONE #n+1, TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED. F) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR. EXPLANATION OF SYMBOLS V_{in} DTMF COMPOSITE INPUT SIGNAL. ESt EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SV/GT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER b3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATION NOT DETECTED AS VALID. INTERRUPT IS ACTIVE INDICATION NOT DETECTED AS VALID. INTIMIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. INNIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. INNIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. INNIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. IND MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. ITME TO DETECT VALID FREQUENCIES PRESENT. 		
 F) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR. EXPLANATION OF SYMBOLS Vin DTMF COMPOSITE INPUT SIGNAL. ESt EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SVGT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER b3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATION NOT DETECTED AS VALID. INTERC MAXIMUM DTMF SIGNAL DURATION NEDUIRED FOR VALID RECOGNITION. INIMIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. INDIMINUM TIME BETWEEN VALID FREQUENCIES PRESENT. 		
RETAINED UNTIL NEXT VALID TONE PAIR. EXPLANATION OF SYMBOLS Vin DTMF COMPOSITE INPUT SIGNAL. EST EXRLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SVGT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX ₀ -RX ₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATION NOT DETECTED AS VALID. INDIMIMUM DTMF SIGNAL DURATION NEQUIRED FOR VALID RECOGNITION. INDIMIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. INDIMIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. INDIMAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL.	•	
 EXPLANATION OF SYMBOLS Vin DTMF COMPOSITE INPUT SIGNAL. ESt EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SVGT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER D3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. t_REC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t_REC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t_ID MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t_D0 MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. TIME TO DETECT VALID FREQUENCIES PRESENT. 	F)	
 Vin DTMF COMPOSITE INPUT SIGNAL. ESt EARLY STEERING OUTPUT, INDICATES DETECTION OF VALID TONE FREQUENCIES. SVGT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATION NOT DETECTED AS VALID. t_REC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t_REC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t_ID MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t_O MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. TIME TO DETECT VALID FREQUENCIES PRESENT. 		RETAINED UNTIL NEXT VALID TONE PAIR.
 EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. SVGT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. t_REC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t_REC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t_ID MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t_O MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t_IME TO DETECT VALID FREQUENCIES PRESENT. 	EXPLANA	TION OF SYMBOLS
 SVGT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. IREC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. IREC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. Ind MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. IND MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. IND TIME TO DETECT VALID FREQUENCIES PRESENT. 	Vin	DTMF COMPOSITE INPUT SIGNAL.
 RX₀-RX₃ 4-BIT DECODED DATA IN RECEIVE DATA REGISTER DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. t_REC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t_REC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t_ID MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t_OO MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t_ID TIME TO DETECT VALID FREQUENCIES PRESENT. 	ESt	EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES.
 b3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. t_REC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t_REC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t_ID MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t_OO MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t_ID TIME TO DETECT VALID FREQUENCIES PRESENT. 	St/GT	STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT.
 b3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. t_REC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t_REC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t_ID MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t_OO MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t_ID TIME TO DETECT VALID FREQUENCIES PRESENT. 	RX0-RX3	4-BIT DECODED DATA IN RECEIVE DATA REGISTER
VALID DTMF SIGNAL. b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. t_REC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t_REC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t_ID MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t_DO MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t_DP TIME TO DETECT VALID FREQUENCIES PRESENT.		
b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. tree MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. tree MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. tip MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. too MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. tip TIME TO DETECT VALID FREQUENCIES PRESENT.		
REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. t_REC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t_REC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t_D MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t_DO MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t_DP TIME TO DETECT VALID FREQUENCIES PRESENT.		
IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. t_REC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t_REC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t_ID MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t_DO MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t_OP TIME TO DETECT VALID FREQUENCIES PRESENT.	b2	
CLEARED AFTER THE STATUS REGISTER IS READ. t _{REC} MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t _{REC} MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t _{DD} MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t _{DO} MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t _{DP} TIME TO DETECT VALID FREQUENCIES PRESENT.	185.000	
t _{REC} MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. t _{REC} MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t _{ID} MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. t _{DO} MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t _{DP} TIME TO DETECT VALID FREQUENCIES PRESENT.	IRQ/UP	
trec MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. tid MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. tdo MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. tdp TIME TO DETECT VALID FREQUENCIES PRESENT.	•	
tid MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. tdo MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. tdp TIME TO DETECT VALID FREQUENCIES PRESENT.		
t _{DO} MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. t _{DP} TIME TO DETECT VALID FREQUENCIES PRESENT.		
toP TIME TO DETECT VALID FREQUENCIES PRESENT.		
I TAN I JIME TU DETEGT VALID EKEWDENDIEG ADGENT.	t _{DA}	TIME TO DETECT VALID FREQUENCIES ABSENT.
t _{GTP} GUARD TIME, TONE PRESENT.		
t _{GTA} GUARD TIME, TONE ABSENT.		•

Figure 9 - Description of Timing Events

DTMF Generator

The DTMF transmitter employed in the MT8888C is capable of generating all sixteen standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.579545 MHz crystal. The sinusoidal waveforms for the individual tones are digitally synthesized using row and column programmable dividers and switched capacitor D/A converters. The row and column tones are mixed and filtered providing a DTMF signal with low total harmonic distortion and high accuracy. To specify a DTMF signal, data conforming to the encoding format shown in Table 1 must be written to the transmit Data Register. Note that this is the same as the receiver output code. The individual tones which are generated (f_{LOW} and f_{HIGH}) are referred to as Low Group and High Group tones. As seen from the table, the low group frequencies are 697, 770, 852 and 941 Hz. The high group frequencies are 1209, 1336, 1477 and 1633 Hz. Typically, the high group to low group amplitude ratio (twist) is 2 dB to com-pensate for high group attenuation on long loops.

The period of each tone consists of 32 equal time segments. The period of a tone is controlled by varying the length of these time segments. During

write operations to the Transmit Data Register the 4 bit data on the bus is latched and converted to 2 of 8 coding for use by the programmable divider circuitry. This code is used to specify a time segment length, which will ultimately determine the frequency of the tone. When the divider reaches the appropriate count, as determined by the input code, a reset pulse is issued and the counter starts again. The number of time segments is fixed at 32, however, by varying the segment length as described above the frequency can also be varied. The divider output clocks another counter, which addresses the sinewave lookup ROM.

The lookup table contains codes which are used by the switched capacitor D/A converter to obtain discrete and highly accurate DC voltage levels. Two identical circuits are employed to produce row and column tones, which are then mixed using a low noise summing amplifier. The oscillator described needs no "start-up" time as in other DTMF generators since the crystal oscillator is running continuously thus providing a high degree of tone burst accuracy. A bandwidth limiting filter is incorporated and serves to attenuate distortion products above 8 kHz. It can be seen from Figure 8 that the distortion products are very low in amplitude.




Figure 10 - Spectrum Plot

Burst Mode

In certain telephony applications it is required that DTMF signals being generated are of a specific duration determined either by the particular application or by any one of the exchange transmitter specifications currently existing. Standard DTMF signal timing can be accomplished by making use of the Burst Mode. The transmitter is capable of issuing symmetric bursts/pauses of predetermined duration. This burst/pause duration is 51 ms±1 ms, which is a standard interval for autodialer and central office applications. After the burst/pause has been issued, the appropriate bit is set in the Status Register indicating that the transmitter is ready for more data. The timing described above is available when DTMF mode has been selected. However, when CP mode (Call Progress mode) is selected, the burst/pause duration is doubled to 102 ms ±2 ms. Note that when CP mode and Burst mode have been selected, DTMF tones may be transmitted only and not received. In applications where a non-standard burst/pause time is desirable, a software timing loop or external timer can be used to provide the timing pulses when the burst mode is disabled by enabling and disabling the transmitter.

Single Tone Generation

A single tone mode is available whereby individual tones from the low group or high group can be generated. This mode can be used for DTMF test equipment applications, acknowledgment tone generation and distortion measurements. Refer to Control Register B description for details.


ACTIVE	OUTPUT FREC	%ERROR	
INPUT	SPECIFIED	ACTUAL	%ERRUR
Li	697	699.1	+0.30
L2	770	766.2	-0.49
L3	852	847.4	-0.54
L4	941	948.0	+0.74
H1	1209	1215.9	+0.57
H2	1336	1331.7	-0.32
H3	1477	1471.9	-0.35
H4	1633	1645.0	+0.73

 Table 2. Actual Frequencies Versus Standard

 Requirements


Distortion Calculations

The MT8888C is capable of producing precise tone bursts with minimal error in frequency (see Table 2). The internal summing amplifier is followed by a firstorder lowpass switched capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a *single tone* can be calculated using Equation 1, which is the ratio of the total power of all the extraneous frequencies to the power of the fundamental frequency expressed as a percentage.



MT8888C

The Fourier components of the tone output correspond to V_{2f} ... V_{nf} as measured on the output waveform. The total harmonic distortion for a *dual tone* can be calculated using Equation 2. V_L and V_H correspond to the low group amplitude and high group amplitude, respectively and V_{IMD}^2 is the sum of all the intermodulation components. The internal switched-capacitor filter following the D/A converter keeps distortion products down to a very low level as shown in Figure 10.



Equation 2. THD (%) For a Dual Tone

DTMF Clock Circuit

The internal clock circuit is completed with the addition of a standard television colour burst crystal. The crystal specification is as follows:

Frequency:	3.579545 MHz
Frequency Tolerance:	±0.1%
Resonance Mode:	Parallel
Load Capacitance:	18pF
Maximum Series Resistan	ce:150 ohms
Maximum Drive Level:	2mW

e.g. CTS Knights MP036S Toyocom TQC-203-A-9S

A number of MT8888C devices can be connected as shown in Figure 11 such that only one crystal is required. Alternatively, the OSC1 inputs on all devices can be driven from a TTL buffer with the OSC2 outputs left unconnected.




Figure 11 - Common Crystal Connection

Microprocessor Interface

The MT8888C incorporates an Intel microprocessor interface which is compatible with fast versions (16 MHz) of the 80C51. No wait cycles need to be inserted.

Figures 17 and 18 are the timing diagrams for the Intel 8031, 8051 and 8085 (5 MHz) microcontrollers. By NANDing the address latch enable (ALE) output with the high-byte address (P2) decode output, \overline{CS} is generated. Figure 12 summarizes the connection of these Intel processors to the MT8888C transceiver.

The microprocessor interface provides access to five internal registers. The read-only Receive Data Register contains the decoded output of the last valid DTMF digit received. Data entered into the write-only Transmit Data Register will determine which tone pair is to be generated (see Table 1 for coding details). Transceiver control is accomplished with two control registers (see Tables 6 and 7), CRA and CRB, which have the same address. A write operation to CRB is executed by first setting the most significant bit (b3) in CRA. The following write operation to the same address will then be directed to CRB, and subsequent write cycles will be directed back to CRA. The read-only status register indicates the current transceiver state (see Table 8).

A software reset must be included at the beginning of all programs to initialize the control registers upon power-up or power reset (see Figure 17). Refer to Tables 4-7 for bit descriptions of the two control registers.

The multiplexed \overline{IRQ}/CP pin can be programmed to generate an interrupt upon validation of DTMF signals or when the transmitter is ready for more data (burst mode only). Alternatively, this pin can be configured to provide a squarewave output of the call progress signal. The \overline{IRQ}/CP pin is an open drain output and requires an external pull-up resistor (see Figure 13).

R50	WR	RD	FUNCTION
0	0	1	Write to Transmit Data Register
0	1	0	Read from Receive Data Register
1	0	1	Write to Control Register
1	1	0	Read from Status Register

Table 3. Internal Register Functions

b3	b2	b1	b0
RSEL	IRQ	CP/DTMF	TOUT
RSEL		CP/DTMF	TOU

Table 4. CRA Bit Positions

b3	b2	b1	ь0
C/R	S/D	TEST	BURST ENABLE

Table 5. CRB Bit Positions

віт	NAME	DESCRIPTION
b0	TOUT	Tone Output Control. A logic high enables the tone output; a logic low turns the tone output off. This bit controls all transmit tone functions.
b1	CP/DTMF	Call Progress or DTMF Mode Select. A logic high enables the receive call progress mode; a logic low enables DTMF mode. In DTMF mode the device is capable of receiving and transmitting DTMF signals. In CP mode a rectangular wave representation of the received tone signal will be present on the IRQ/CP output pin if IRQ has been enabled (control register A, b2=1). In order to be detected, CP signals must be within the bandwidth specified in the AC Electrical Characteristics for Call Progress. Note: DTMF signals cannot be detected when CP mode is selected.
b2	IRQ	Interrupt Enable. A logic high enables the interrupt function; a logic low de-activates the interrupt function. When IRQ is enabled and DTMF mode is selected (control register A, $b1=0$), the IRQ/CP output pin will go low when either 1) a valid DTMF signal has been received for a valid guard time duration, or 2) the transmitter is ready for more data (burst mode only).
Ь3	RSEL	Register Select. A logic high selects control register B for the next write cycle to the control register address. After writing to control register B, the following control register write cycle will be directed to control register A.

.

Table (6.	Control	Register	A Description
---------	----	---------	----------	---------------

BIT	NAME	DESCRIPTION
ь0	BURST	Burst Mode Select. A logic high de-activates burst mode; a logic low enables burst mode. When activated, the digital code representing a DTMF signal (see Table 1) can be written to the transmit register, which will result in a transmit DTMF tone burst and pause of equal durations (typically 51 msec.). Following the pause, the status register will be updated (b1 - Transmit Data Register Empty), and an interrupt will occur if the interrupt mode has been enabled.
		When CP mode (control register A, b1) is enabled the normal tone burst and pause durations are extended from a typical duration of 51 msec to 102 msec.
		When $\overline{\text{BURST}}$ is high (de-activated) the transmit tone burst duration is determined by the TOUT bit (control register A, b0).
Ь1	TEST	Test Mode Control. A logic high enables the test mode; a logic low de-activates the test mode. When TEST is enabled and DTMF mode is selected (control register A, b1=0), the signal present on the IRQ/CP pin will be analogous to the state of the DELAYED STEERING bit of the status register (see Figure 7, signal b3).
b2	S/D	Single or Dual Tone Generation. A logic high selects the single tone output; a logic low selects the dual tone (DTMF) output. The single tone generation function requires further selection of either the row or column tones (low or high group) through the C/R bit (control register B, b3).
b3	C/Ŕ	Column or Row Tone Select. A logic high selects a column tone output; a logic low selects a row tone output. This function is used in conjunction with the S/D bit (control register B, b2).

Table 7. Control Register B Description

MT8888C

NAME	STATUS FLAG SET	STATUS FLAG CLEARED
IRQ	Interrupt has occurred. Bit one (b1) or bit two (b2) is set.	Interrupt is inactive. Cleared after Status Register is read.
TRANSMIT DATA REGISTER EMPTY (BURST MODE ONLY)	Pause duration has terminated and transmitter is ready for new data.	Cleared after Status Register is read or when in non-burst mode.
RECEIVE DATA REGISTER	Valid data is in the Receive Data Register.	Cleared after Status Register is read.
DELAYED STEERING	Set upon the valid detection of the absence of a DTMF signal.	Cleared upon the detection of a valid DTMF signal.
	IRQ TRANSMIT DATA REGISTER EMPTY (BURST MODE ONLY) RECEIVE DATA REGISTER FULL	IRQInterrupt has occurred. Bit one (b1) or bit two (b2) is set.TRANSMIT DATA REGISTER EMPTY (BURST MODE ONLY)Pause duration has terminated and transmitter is ready for new data.RECEIVE DATA REGISTER FULLValid data is in the Receive Data Register.DELAYED STEERINGSet upon the valid detection of

Table 8. Status Register Description






Figure 12 - MT8888C Interface Connections for Various Intel Micros







Read the Receive Data Register 0 0 Х 1 х Х Х Write to Transmit Data Register ٥ a 1 1 0 4 NOTE: IN THE TX BURST MODE, STATUS REGISTER BIT 1 WILL NOT BE SET UNTIL 100 ms (±2 ms) AFTER THE DATA IS WRITTEN TO THE TX DATA REGISTER. IN EXTENDED BURST MODE THIS TIME WILL BE DOUBLED TO 200 ms (±4 ms).

O

0

-if bit 2 is set, a DTMF tone has been received, in which case

Write to Transmit Register

Read the Receive Data Register

(send a digit 5)

-if both bits are set...

Figure 15 - Application Notes

0

1

1

n

0

х

1

Х

0

Х

1

Х

Absolute Maximum Ratings*

	Parameter	Symbol	Min	Max	Units
1	Power supply voltage V _{DD} -V _{SS}	V _{DD}		6	V
2	Voltage on any pin	V _I	V _{SS} -0.3	V _{DD} +0.3	V
3	Current at any pin (Except V _{DD and} V _{SS})			10	mA
4	Storage temperature	T _{ST}	-65	+150	°C
5	Package power dissipation	PD		1000	mW

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (VSS) unless otherwise stated.

	Parameter	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	Positive power supply	VDD	4.75	5.00	5.25	V	
2	Operating temperature	To	-40		+85	°C	
3	Crystal clock frequency	fclk	3.575965	3.579545	3.583124	MHz	

‡ Typical figures are at 25 °C and for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics[†] - V_{SS⁼⁰} v.

		Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	s	Operating supply voltage	V _{DD}	4.75	5.0	5.25	V.,	
2	υ	Operating supply current	IDD		7.0	11	mA	
3	Р	Power consumption	PC			57.8	mW	
4	I N	High level input voltage (OSC1)	Viho	3.5			V	Note 9*
5	Р U T	Low level input voltage (OSC1)	VILO			1.5	V	Note 9*
6	s	Steering threshold voltage	V _{TSt}	2.2	2.3	2.5	V	V _{DD} =5V
7		Low level output voltage (OSC2)	V _{OLO}			0.1	V	No load Note 9*
8	0 U T	High level output voltage (OSC2)	V _{оно}	4.9			v	No load Note 9*
9	P U T	Output leakage current (IRQ)	loz		1	10	μA	V _{OH} =2.4 V
10	s	V _{Ref} output voltage	V _{Ref}	2.4	2.5	2.6	V	No load, V _{DD} =5V
11		V _{Ref} output resistance	R _{OR}		1.3		kΩ	
12	D	Low level input voltage				0.8	V	
13	g	High level input voltage	VIH	2.0			V	
14	i t sa I	Input leakage current	I _{IZ}			10	μA	V _{IN} =V _{SS} to V _{DD}
15	Data	Source current	ЮН	-1.4	-6.6		mA	V _{OH} =2.4V
16	Bus	Sink current	lol	2.0	4.0		mA	V _{OL} =0.4V
17	ESt	Source current	Юн	-0.5	-3.0		mA	V _{OH} =4.6V
18	and St/Gt	Sink current	Ьг	2	4		mA	V _{OL} =0.4V
19	irq/ CP	Sink current	lol	4	16		mA	V _{OL} =0.4V

Characteristics are over recommended operating conditions unless otherwise stated.
 Typical figures are at 25 °C, V_{DD} =5V and for design aid only: not guaranteed and not subject to production testing.
 See "Notes" following AC Electrical Characteristics Tables.

Electrical Characteristics

Gain Setting Amplifier - Voltages are with respect to ground (VSS) unless otherwise stated, VSS= 0V.

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1	Input leakage current	1 _{IN}			100	nA	$V_{SS} \le V_{IN} \le V_{DD}$
2	Input resistance	R _{IN}	10			MΩ	
3	Input offset voltage	Vos			25	mV	
4	Power supply rejection	PSRR	50			dB	1 kHz
5	Common mode rejection	CMRR	40			dB	
6	DC open loop voltage gain	A _{VOL}	40			dB	C _L = 20p
7	Unity gain bandwidth	BW	1.0			MHz	C _L = 20p
8	Output voltage swing	Vo	0.5		V _{DD} -0.5	V	$R_L ≥ 100 kΩ$ to V_{SS}
9	Allowable capacitive load (GS)	CL			100	pF	PM>40°
10	Allowable resistive load (GS)	RL	50			kΩ	V _O = 4Vpp
11	Common mode range	V _{CM}	1.0	· · · · · · · · · · · · · · · · · · ·	V _{DD} -1.0	V	$R_L = 50k\Omega$

Figures are for design aid only: not guaranteed and not subject to production testing. Characteristics are over recommended operating conditions unless otherwise stated,

MT8888C AC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

		Characteristics	Sym	Min	Typ [‡]	Max	Units	Notes*
	R	Valid input signal levels		-29		+1	dBm	1,2,3,5,6
1	x	(each tone of composite signal)		27.5		869	mV _{RMS}	1,2,3,5,6

† Characteristics are over recommended operating conditions (unless otherwise stated) using the test circuit shown in Figure 13.

AC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated. fc=3.579545 MHz

		Characteristics	Sym	Min	Typ‡	Max	Units	Notes*
1		Positive twist accept				8	dB	2,3,6,9
2		Negative twist accept				8	dB	2,3,6,9
3		Freq. deviation accept		±1.5%± 2Hz				2,3,5
4	R X	Freq. deviation reject		±3.5%				2,3,5
5	~	Third tone tolerance			-16		dB	2,3,4,5,9,10
6		Noise tolerance	1		-12		dB	2,3,4,5,7,9,10
7		Dial tone tolerance	1		22		dB	2,3,4,5,8,9

Characteristics are over recommended operating conditions unless otherwise stated.
 Typical figures are at 25°C, V_{DD} = 5V, and for design aid only; not guaranteed and not subject to production testing.
 "See "Notes" following AC Electrical Characteristics Tables.

AC Electrical Characteristics[†]- Call Progress - Voltages are with respect to ground (V_{SS}), unless otherwise stated.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Conditions
1	Accept Bandwidth	f _A	310		500	Hz	@ -25 dBm, Note 9
2	Lower freq. (REJECT)	f _{LR}		290		Hz	@ -25 dBm
3	Upper freq. (REJECT)	f _{HR}		540		Hz	@ -25 dBm
4	Call progress tone detect level (total power)		-30			dBm	

† Characteristics are over recommended operating conditions unless otherwise stated ‡ Typical figures are at 25°C, V_{DD}=5V, and for design aid only: not guaranteed and not subject to production testing

AC Electrical Characteristics[†]- DTMF Reception - Typical DTMF tone accept and reject requirements. Actual values are user selectable as per Figures 5, 6 and 7.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Conditions
1	Minimum tone accept duration	t _{REC}		40		ms	
2	Maximum tone reject duration	T REC		20		ms	
3	Minimum interdigit pause duration	t _D		40		ms	
4	Maximum tone drop-out duration	top		20		ms	

† Characteristics are over recommended operating conditions unless otherwise stated

‡ Typical figures are at 25°C, V_{DD}=5V, and for design aid only: not guaranteed and not subject to production testing

AC Electrical Characteristics ¹	- Voltages are with respect to ground (V _{SS}), unless otherwise stated.
--	--

		Characteristics	Sym	Min	Typ [‡]	Max	Units	Conditions
1	Т	Tone present detect time	top	3	11	14	ms	Note 11
2	O N	Tone absent detect time	t _{DA}	0.5	4	8.5	ms	Note 11
3	E	Delay St to b3	t _{PStb3}	[13		μs	See Figure 7
4	i N	Delay St to RX ₀ -RX ₃	^t PStRX		8		μs	See Figure 7
5		Tone burst duration	t _{BST}	50		52	ms	DTMF mode
6		Tone pause duration	t _{PS}	50		52	ms	DTMF mode
7		Tone burst duration (extended)	t _{este}	100		104	ms	Call Progress mode
8	т	Tone pause duration (extended)	t _{PSE}	100		104	ms	Call Progress mode
9	0 N	High group output level	V _{HOUT}	-6.1		-2.1	dBm	R _L =10kΩ
10	Е	Low group output level	VLOUT	-8.1		-4.1	dBm	$R_{L}=10k\Omega$
11	0	Pre-emphasis	dBp	0	2	3	dB	R _L =10kΩ
12	T	Output distortion (Single Tone)	THD		-35		dB	25 kHz Bandwidth
13								R _L =10kΩ
14		Frequency deviation	f _D		±0.7	±1.5	%	f _C =3.579545 MHz
15		Output load resistance	R _{LT}	10		50	kΩ	
16		Crystal/clock frequency	fc	3.5759	3.5795	3.5831	MHz	
17	X T	Clock input rise and fall time				110	ns	Ext. clock
18	A	Clock input duty cycle	DC _{CL}	40	50	60	%	Ext. clock
19		Capacitive load (OSC2)	CLO			30	pF	

† Timing is over recommended temperature & power supply voltages.

‡ Typical figures are at 25°C and for design aid only: not guaranteed and not subject to production testing.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Conditions
1	RD/WR clock frequency	fcyc		4.0		MHz	Figure 16
2	RD/WR cycle period	tcyc		250		ns	Figure 16
3	RD/WR rise and fail time	t _{R,} t _F			20	ns	Figure 16
4	Address setup time	tAS	23			ns	Figures 17 & 18
5	Address hold time	t _{AH}	26			ns	Figures 17 & 18
6	Data hold time (read)	t _{OHR}	22			ns	Figures 17 & 18
7	RD to valid data delay (read)	t _{DDR}			100	ns	Figures 17 & 18
8	RD, WR pulse width low	tpwL	150			ns	Figures 16, 17 & 18
9	RD, WR pulse width high	t _{PWH}		100		ns	Figures 16, 17 & 18
10	Data setup time (write)	t _{DSW}	45			ns	Figures 17 & 18
11	Data hold time (write)	t _{DHW}	10			ns	Figures 17 & 18
12	Input Capacitance (data bus)	C _{IN}		5		pF	
13	Output Capacitance (IRQ/CP)	COUT		5		pF	

AC Electrical Characteristics[†]- MPU Interface - Voltages are with respect to ground (V_{SS}), unless otherwise stated.

† Characteristics are over recommended operating conditions unless otherwise stated ‡ Typical figures are at 25°C, V_{DD}=5V, and for design aid only: not guaranteed and not subject to production testing

NOTES: 1) dBm=decibels above or below a reference power of 1 mW into a 600 ohm load.
2) Digit sequence consists of all 16 DTMF tones.
3) Tone duration=40 ms. Tone pause=40 ms.
4) Nominal DTMF frequencies are used.
5) Both tones in the composite signal have an equal amplitude.
6) The tone pair is deviated by ± 1.5%±2 Hz.
7) Bandwidth limited (3 kHz) Gaussian noise.
8) The precise dial tone frequencies are 350 and 440 Hz (±2%).
9) Guaranteed by design and characterization. Not subject to production testing.
10) Referenced to the lowest amplitude tone in the DTMF signal.
11) For guard time calculation purposes.




Figure 16 - RD/WR Clock Pulse




Figure 17 - 8031/8051/8085 Read Timing Diagram




Figure 18 - 8031/8051/8085 Write Timing Diagram

BIODATA



Nama	: Rudianto Tjahyono	
NRP	: 5103000030	
Tempat, Tgl. Lahir	: Surabaya, 30-10-19	81
Agama	: Katolik	
Alamat rumah	: Jl. Ploso I / 24 A	
	Surabaya	

Riwayat Pendidikan :

- Tahun 1994 Lulus SDK St XAVERIUS I, Surabaya.
- Tahun 1997 Lulus SLTPK AC I, Surabaya.
- Tahun 2000 Lulus SMUK FRATERAN, Surabaya.

PERPUSTAKAAN Universitas ind. . W. a Mandala SURABAYA