LAMPIRAN


```
PROGRAM PERANCANGAN DAN PEMBUATAN ALAT KONTROL
            SUHU DENGAN BATAS TEKANAN MAKSIMAL
                             Nama : KOESMIADJI SARTONO
                             Nrp : 5103096027
 PA2 : STATUS KOMPOR - OUTPUT
  PA5 : KONTROL NYALA-MATI KOMPOR - OUTPUT
  PC
Uses Dos, Crt, Graph;
                             { AWAL PROGRAM UTAMA }
const
        CHAN = $3C0;
        ADC =$3C1;
        Рa
             =$300;
        Pc = $302;
        Pcw = $303;
Var
N,M,GraphDriver,GraphMode :Integer;
                            :array[0..3600] OF byte;
Factor1, factor2, Status, Count, Detik : byte;
Harqa
                            :string[11];
Tombol
                            :char;
Jam, Mnt, Dtk, Rat
                            :word;
Graf
                            :boolean;
Limit Low, Limit Up
                            :integer;
Procedure init_graph;
          begin
           GraphDriver := Detect;
           InitGraph(GraphDriver, GraphMode, ' ');
           if GraphResult <> grOk then Halt(1);
           end;
Function IntToStr(I: Longint): String;{ Convert any
integer type to a string }
Var S: string[5];
           begin
           Str(I, S);
           IntToStr := S;
           end;
Function ReToStr(I: real): String;{ Convert any real
type to a string }
Var S: string[17];
           begin
           Str(I, S);
           ReToStr:= S;
           end;
```


```
Procedure Background;
          begin
           outtextxy(495,135,'KOESMIADJI SARTONO');
           outtextxy(495,145,' 5103096027');
           outtextxy(150,5,'GRAFIK SUHU TERHADAP
WAKTU');
           outtextxy(500,32,'Esc To Quit');
           outtextxy(35,175,'SUHU =');
           outtextxy(35,185,'WAKTU =');
           outtextxy(275,175,'KOMPOR =');
           outtextxy(500,72,'UP =');
           outtextxy(545,72,inttostr(limit up));
           outtextxy(500,82,'LOW =');
           outtextxy(545,82,inttostr(limit low));
           outtextxy(8,157,'20');
           outtextxy(8,141,'34');
           outtextxy(8,125,'48');
           outtextxy(8,109,'62');
           outtextxy(0,93, '75');
           outtextxy(0,77, '89');
           outtextxy(0,61,'103');
           outtextxy(0,45,'117');
           outtextxy(0,28,'130');
          For M:=1 to 10 do
              begin
              outtextxy(26+45*M, 165, inttostr(M));
              end;
          line(29,31,481,31);
                                { GARIS ATAS }
          line(29,161,481,161); { GARIS BAWAH }
          line(29,32,29,161); { GARIS SAMPING KIRI }
          line(481,32,481,161); { GARIS SAMPING KANAN }
          For M:=0 to 8 do
              begin
              Line(25,32+M*16,29,32+M*16); { SKALA
VERTIKAL }
              end;
          For M:=1 to 10 d
                                   { SKALA HORISONTAL }
              begin
              Line (29+45*M, 161, 29+45*M, 163);
             end;
          end;
Procedure Cek status;
          begin
          If ((suhu[N]*0.431)+20)>limit up then { JIKA
SUHU SAMPAI 130 DERAJAT }
                                  { KOMPOR DIMATIKAN }
                  begin
```


```
Port [Pa] :=$df;
                   Setcolor(Black);
                   outtextxy(350,175,'ON');
                   outtextxy(350,175,'OFF');
                   Setcolor(white);
                   outtextxy(350,175,'OFF');
                   end;
          If ((suhu[N]*0.431)+20)<limit low then
{ NYALAKAN KOMPOR JIKA }
                            { SUHU DIBAWAH 110 DERAJAT }
                   begin
                   Port [Pa] :=$2b;
                   Setcolor(Black);
                   outtextxy(350,175,'ON');
                   outtextxy(350,175,'OFF');
                   setcolor(white);
                   outtextxy(350,175,'ON');
                   end;
          end:
Procedure Background2;
          begin
           outtextxy(495,135,'KOESMIADJI SARTONO');
           outtextxy(495,145,'
                                  5103096027');
           outtextxy(150,5,'GRAFIK SUHU TERHADAP
WAKTU');
           outtextxy(500,32,'Enter To Quit');
           If graf then
outtextxy(470,165,inttostr(N*2))
           else outtextxy(470,165,'450');
           outtextxy(8,157,'20');
           outtextxy(8,141,'34');
           outtextxy(8,125,'48');
           outtextxy(8,109,'62');
           outtextxy(0,93, '75');
           outtextxy(0,77, '89');
           outtextxy(0,61,'103');
           outtextxy(0,45,'117');
           outtextxy(0,28,'130');
          line(29,31,481,31); { GARIS ATAS } line(29,161,481,161); { GARIS BAWAH }
          line(29,32,29,161); { GARIS SAMPING KIRI }
          line(481,32,481,161); { GARIS SAMPING KANAN }
          For M:=0 to 8 do
               begin
                                                 { SKALA
               Line(25,32+M*16,29,32+M*16);
VERTIKAL }
               end;
```


```
For M:=1 to 10 do { SKALA HORISONTAL }
              begin
              Line (29+45*M, 161, 29+45*M, 163);
          end;
begin
                       { MAIN PROGRAM }
 clrscr;
 Port[Pcw]:=$80;{ INISIALISASI PPI Mode 0 Pa, Pb, Pc:
output }
 Port[Chan]:=$00; { ADC di pilih Channel 0}
 Delay(10);
 WRITE('BATAS ATAS SUHU : ');
 READLN(LIMIT UP);
 WRITE ('BATAS BAWAH SUHU : ');
 READLN (LIMIT LOW);
 CLRSCR;
 Init graph;
 Background;
 outtextxy(350,175,'OFF');
 For N:=0 to 3600 do suhu[N]:=0; { SEMUA DATA SUHU
DI NOLKAN }
 N:=1;
 Count:=0;
graf:= false;
 Repeat
        Repeat
        GetTime(Jam, Mnt, Dtk, Rat); { PENGAMBILAN WAKTU
PADA BIOS }
      If Detik<>Dtk then
           begin
           Detik:=Dtk;
           Inc(Count);
           end
      Until(Count mod 3=0); { MENGULANGISAMPAI 2 DETIK }
        Count:=1;
                     {JIKA 1 --> 2 DETIK ; 2-->1 DETIK}
        Suhu[N]:=port[ADC];
                                       { INPUT ADC }
        If (N \mod 451=0) then
           begin
           Cleardevice;
           Background;
           end;
        Cek status;
        Setcolor(Black);
        Line(((N-1) \mod 450)+31,27,((N-1) \mod 450)
450)+31,30);{ POINTER CLEAR }
```


```
outtextxy(94,175,retostr(20+Suhu[N-1]*0.431));
{ CLEAR SUHU }
       outtextxy(100,185,inttostr((N-1)*2));
{ CLEAR WAKTU }
       Setcolor(white);
       Line((N \mod 450)+31,27,(N \mod 450)+31,30);
{ POINTER PRINT }
       Moveto((N mod 450)+30,160-Suhu[N-1]div 2);
       Lineto((N mod 450)+31,160-Suhu[N]div 2);
       outtextxy(94,175,retostr(20+Suhu[N]*0.431));
{ DISPLAY SUHU }
       outtextxy(100,185,inttostr(N*2));
{ DISPLAY WAKTU }
       Delay(1);
       Inc(N);
       If keypressed then tombol:=readkey;
Until (N>=1800) or (tombol=#27);
Tombol:=#0:
if n>450 then
  begin
   graf:=true;
   end
else
   Begin
    factor1:=1;
    end;
Cleardevice;
Background2;
For N:=0 to 449 do
   begin
    Moveto(N+30,160-Suhu[(N+1)*Factor1]div 2);
{ PRINT SELURUH GRAFIK }
    Lineto(N+31,160-Suhu[(N+2)*Factor1]div 2);
    end;
                         { ADA TOMBOL ENTER / TIDAK }
Readln:
Closegraph;
                              { AKHIR PROGRAM UTAMA }
End.
```


















# PERANCANGAN DAN PEMBUATAN ALAT KONTROL SUHU DENGAN BATAS TEKANAN

# **MAKSIMAL**



A low speed ramp generator can also be used to sweep the analog input voltage and the LED outputs will provide a binary counting sequence from zero to full-scale.

The techniques described so far are suitable for an enginearing evaluation or a guick check on performance. For a higher speed test system, or to obtain plotted data, a digitalto-analog converter is needed for the test set-up. An accurate 10-bit DAC can serve as the precision voltage source for the A/D. Errors of the A/D under test can be provided as either analog voltages or differences in two digital words.

A basic A/D tester which uses a DAC and provides the error as an analog output voltage is shown in Figure 6. The 2 op amps can be eliminated if a lab DVM with a numerical subtraction feature is available to directly readout the difference voltage, "A-C".

For operation with a microprocessor or a computer-base test system, it is more convenient to present the errors did tally. This can be done with the circuit of Figure 7 where the output code transitions can be detected as the 10-bit DAC incremented. This provides 1/4 LSB steps for the 8-bit A/1 under test. If the results of this test are automatically plotte with the analog input on the X axis and the error (in LSB's as the Y axis, a useful transfer function of the A/D under test results. For acceptance testing, the plot is not neces sary and the testing speed can be increased by establishin internal limits on the allowed error for each code.




FIGURE 6. A/D Tester with Analog Error Output


FIGURE 7. Basic "Digital" A/D Tester

TL/H/5670-17

TL/H/5670~16

## **Connection Diagram**

#### **Dual-In-Line Package**



Top View

Order Number ADC0800PD or ADC0800PCD See NS Package Number D18A

2-18

# National Semiconductor

# ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 8-Bit μP Compatible A/D Converters

## **General Description**

The ADC0801, ADC0802, ADC0803, ADC0804 and ADC0805 are CMOS 8-bit successive approximation A/D converters that use a differential potentiometric laddersimilar to the 256R products. These converters are designed to allow operation with the NSC800 and INS8080A derivative control bus with TRI-STATE® output latches directly driving the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor and no interfacing logic is needed.

Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

#### **Features**

- Compatible with 8080 µP derivatives—no interfacing logic needed - access time - 135 ns
- Easy interface to all microprocessors, or operates "stand alone"

- Differential analog voltage inputs
- Logic inputs and outputs meet both MOS and TTL voltage level specifications
- Works with 2.5V (LM336) voltage reference
- On-chip clock generator
- 0V to 5V analog input voltage range with single 5V
- No zero adjust required
- 0.3" standard width 20-pin DIP package
- 20-pin molded chip carrier or small outline package
- Operates ratiometrically or with 5 V<sub>DC</sub>, 2.5 V<sub>DC</sub>, or analog span adjusted voltage reference

## **Key Specifications**

■ Resolution


8 bits


■ Total error

±1/4 LSB, ±1/2 LSB and ±1 LSB

■ Conversion time

## **Typical Applications**





Error Specification (includes Full-Scale, Zero Error, and Non-Linearity)									
Part Number	Full- Scale Adjusted	V <sub>REF</sub> /2 = 2,500 V <sub>DC</sub> (No Adjustments)	V <sub>REF</sub> /2 = No Connection (No Adjustments)						
ADC0801	± 1/4 LSB								
ADC0802		± 1/2 LSB							
ADC0803	± 1/2 LSB								
ADC0804		±1 LSB	·						
ADC0805			±1LSB						

2-19

Note 10: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Max

8.0

3.5

2.1

2.0

0.4

0.4

0.4

3

1.8

2.5

Units

VDC

μADC

μAnc

Vpc

 $V_{DC}$ 

V<sub>DC</sub>

VDC

VDC

VDC

VDC

VDC

V<sub>DC</sub>

μADC


μADC


mApc


mA<sub>DC</sub>

mΑ

mΑ










t<sub>1H</sub>


t<sub>1H</sub>, C<sub>L</sub> = 10 pF


GUTPUT
















DATA DATA OUTPUTS t<sub>r</sub> = 20 ns TL/H/5671-3 t<sub>r</sub> = 20 ns Timing Diagrams (All timing is measured from the 50% voltage points) CONVERSION **C**3 "BUSY" DATA IS VALID IN ACTUAL INTERNAL STATUS OF THE CONVERTER "NOT BUSY" 1 TO 8 x 1/fcLK INTERNAL To (LAST DATA WAS READ) (LAST DATA WAS NOT READ) INT ASSERTED 1/2 TCLK **Output Enable and Reset INTR** TRI-STATE® DATA DUTPUTS TL/H/5871-4 Note: Read strobe must occur 8 clock periods (8/f<sub>CLK</sub>) after assertion of interrupt to guarantee reset of INTR.


 $t_{OH}$ ,  $C_L = 10 pF$ 


TL/H/5671-6






TL/H/5671-5





Read-Only Interface


#### Sampling an AC Input Signal




Note 1: Oversample whenever possible [keep fs > 2f(-60)] to eliminate input frequency folding (aliasing) and to allow for the skirt response of the filter.

Note 2: Consider the amplitude errors which are introduced within the passband of the filter.

## 70% Power Savings by Clock Gating



## Power Savings by A/D and VREF Shutdown




\*Use ADC0801, 02, 03 or 05 for lowest power consumption. Note: Logic inputs can be driven to V<sub>CC</sub> with A/D supply at zero volts. Buffer prevents data bus from overdriving output of A/D when in shutdown mode. A perfect A/D transfer characteristic (staircase waveform) is shown in Figure 1a. The horizontal scale is analog input voltage and the particular points labeled are in steps of 1 LSB (19.53 mV with 2.5V tied to the V<sub>REF</sub>/2 pin). The digital output codes that correspond to these inputs are shown as D-1, D, and D+1. For the perfect A/D, not only will centervalue (A-1, A, A+1, ...) analog inputs produce the correct output ditigal codes, but also each riser (the transitions between adjacent output codes) will be located ± 1/2 LSB away from each center-value. As shown, the risers are ideal and have no width. Correct digital output codes will be provided for a range of analog input voltages that extend  $\pm \frac{1}{2}$ LSB from the ideal center-values. Each tread (the range of analog input voltage that provides the same digital output code) is therefore 1 LSB wide.


Figure 1b shows a worst case error plot for the ADC0801. All center-valued inputs are guaranteed to produce the correct output codes and the adjacent risers are guaranteed to be no closer to the center-value points than ± 1/4 LSB. In

other words, if we apply an analog input equal to the centervalue ± 1/4 LSB, we guarantee that the A/D will produce the correct digital code. The maximum range of the position of the code transition is indicated by the horizontal arrow and it is guaranteed to be no more than 1/2 LSB.


The error curve of Figure 1c shows a worst case error plot for the ADC0802. Here we guarantee that if we apply an analog input equal to the LSB analog voltage center-value the A/D will produce the correct digital code.


Next to each transfer function is shown the corresponding error plot. Many people may be more familiar with error plots than transfer functions. The analog input voltage to the A/D is provided by either a linear ramp or by the discrete output steps of a high resolution DAC. Notice that the error is continuously displayed and includes the quantization uncertainty of the A/D. For example the error at point 1 of Figure 1a is + 1/2 LSB because the digital code appeared 1/2 LSB in advance of the center-value of the tread. The error plots always have a constant negative slope and the abrupt upside steps are always 1 LSB in magnitude.






a) Accuracy = ±0 LSB: A Perfect A/D







AMALOG IMPUT (Val)




FIGURE 1. Clarifying the Error Specs of an A/D Converter

TL/H/5671-11


#### 2.0 FUNCTIONAL DESCRIPTION

The ADC0801 series contains a circuit equivalent of the 256R network. Analog switches are sequenced by successive approximation logic to match the analog difference input voltage  $[V_{IN}(+) - V_{IN}(-)]$  to a corresponding tap on the R network. The most significant bit is tested first and after 8 comparisons (64 clock cycles) a digital 8-bit binary code (1111 1111 = full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a highto-low transition). A conversion in process can be interrupted by issuing a second start command. The device may be operated in the free-running mode by connecting INTR to the WR input with CS = 0. To ensure start-up under all possible conditions, an external WR pulse is required during the first power-up cycle.

On the high-to-low transition of the WR input the internal SAR latches and the shift register stages are reset. As long as the CS input and WR input remain low, the A/D will remain in a reset state. Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-tohigh transition.

runctional diagram of the A/D converter is shown in Figure 2. All of the package pinouts are shown and the major logic control paths are drawn in heavier weight lines.

The converter is started by having CS and WR simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the Interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 8-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either WR or CS is a "1") the start F/F is reset and the 8-bit shift register then can have the "1" clocked in, which starts the conversion process. If the set signal were to still be present, this reset pulse would have no effect (both outputs of the start F/F would momentarily be at a "1" level) and the 8-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide CS and WR signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.



Note 1: CS shown twice for clarity.

Note 2: SAR = Successive Approximation Register

FIGURE 2. Block Diagram

After the "1" is clocked through the 8-bit shift register (which completes the SAR search) it appears as the input to the D-type latch, LATCH 1. As soon as this "1" is output from the shift register, the AND gate, G2, causes the new digital word to transfer to the TRI-STATE output latches. When LATCH 1 is subsequently enabled, the Q output makes a high-to-low transition which causes the INTR F/F to set. An inverting buffer then supplies the INTR input sig-Note that this SET control of the INTR F/F remains low for

8 of the external clock periods (as the internal clocks run at 1/a of the frequency of the external clock). If the data output is continuously enabled (CS and RD both held low), the INTR output will still signal the end of conversion (by a highto-low transition), because the SET input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level in this operating mode. This INTR output will therefore stay low for the duration of the SET signal, which is 8 periods of the external clock frequency (assuming the A/D is not started during this interval). When operating in the free-running or continuous conver-

sion mode (INTR pin tied to WR and CS wired low-see also section 2.8), the START F/F is SET by the high-to-low transition of the INTR signal. This resets the SHIFT REGIS-TER which causes the input to the D-type latch, LATCH 1, to go low. As the latch enable input is still present, the Q output will go high, which then allows the INTR F/F to be RESET. This reduces the width of the resulting INTR output pulse to only a few propagation delays (approximately 300 ns).

When data is to be read, the combination of both CS and RD being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled to provide the 8bit digital outputs.

## 2.1 Digital Control Inputs

The digital control inputs (CS, RD, and WA) meet standard T<sup>2</sup>L logic voltage levels. These signals have been renamed when compared to the standard A/D Start and Output Enable labels. In addition, these inputs are active low to allow an easy interface to microprocessor control busses. For non-microprocessor based applications, the CS input (pin 1) can be grounded and the standard A/D Start function is obtained by an active low pulse applied at the WR input (pin 3) and the Output Enable function is caused by an active low pulse at the RD input (pin 2).

#### 2.2 Analog Differential Voltage Inputs and Common-Mode Rejection

This A/D has additional applications flexibility due to the analog differential voltage input. The VIN(-) input (pin 7) can be used to automatically subtract a fixed voltage value from the input reading (tare correction). This is also useful in 4 mA-20 mA current loop conversion. In addition, commonmode noise can be reduced by use of the differential input. The time interval between sampling  $V_{IN}(+)$  and  $V_{IN}(-)$  is 4-1/2 clock periods. The maximum error voltage due to this slight time difference between the input voltage samples is

$$\Delta V_{e}(MAX) = (V_{p}) (2\pi f_{cm}) \left(\frac{4.5}{f_{CLK}}\right),$$

ΔVe is the error voltage due to sampling delay V<sub>P</sub> is the peak value of the common-mode voltage

f<sub>cm</sub> is the common-mode frequency

As an example, to keep this error to 1/4 LSB (~5 mV) when operating with a 60 Hz common-mode frequency, fcm, and using a 640 kHz A/D clock, fCLK, would allow a peak value of the common-mode voltage, V<sub>P</sub>, which is given by:

$$V_{P} = \frac{[\Delta V_{e(MAX)} (f_{CLK})]}{(2\pi f_{cm}) (4.5)}$$
 or 
$$V_{P} = \frac{(5 \times 10^{-3}) (640 \times 10^{3})}{(6.28) (60) (4.5)}$$

which gives

$$V_P \cong 1.9V$$
.

The allowed range of analog input voltages usually places more severe restrictions on input common-mode noise lev-


An analog input voltage with a reduced span and a relatively large zero offset can be handled easily by making use of the differential input (see section 2.4 Reference Voltage).

## 2.3 Analog Inputs

## 2.3.1 Input Current

## Normal Mode

Due to the internal switching action, displacement currents will flow at the analog inputs. This is due to on-chip stray capacitance to ground as shown in Figure 3.



rON of SW 1 and SW 2 ≈ 5 kΩ

r=ron CSTRAY = 5 kit × 12 pF = 60 ns

FIGURE 3. Analog Input Impedance

TL/H/5671-16

currents entering the V<sub>IN</sub>(+) input pin and leaving the V<sub>IN</sub>(-) input which will depend on the analog differential input voltage levels. These current transients occur at the leading edge of the internal clocks. They rapidly decay and do not cause errors as the on-chip comparator is strobed at the end of the clock period.

#### Fault Mode

ADC0801/ADC0802/ADC0803/ADC0804/AD

If the voltage source applied to the  $V_{IN}(+)$  or  $V_{IN}(-)$  pin exceeds the allowed operating range of  $V_{CC}+50$  mV, large input currents can flow through a parasitic diode to the  $V_{CC}$  pin. If these currents can exceed the 1 mA max allowed spec, an external diode (1N914) should be added to bypass this current to the  $V_{CC}$  pin. (with the current bypassed with this diode, the voltage at the  $V_{IN}(+)$  pin can exceed the  $V_{CC}$  voltage by the forward voltage of this diode).

#### 2.3.2 Input Bypass Capacitors

Bypass capacitors at the inputs will average these charges and cause a DC current to flow through the output resistances of the analog signal sources. This charge pumping action is worse for continuous conversions with the VIN(+) input voltage at full-scale. For continuous conversions with a 640 kHz clock frequency with the V<sub>IN</sub>(+) input at 5V, this DC current is at a maximum of approximately 5 µA. Therefore, bypass capacitors should not be used at the analog inputs or the V<sub>REF</sub>/2 pin for high resistance sources (> 1 k(1). If input bypass capacitors are necessary for noise filtering and high source resistance is desirable to minimize capacitor size, the detrimental effects of the voltage drop across this input resistance, which is due to the average value of the input current, can be eliminated with a full-scale adjustment white the given source resistor and input bypass capacitor are both in place. This is possible because the average value of the input current is a precise linear function of the differential input voltage.

#### 2.3.3 Input Source Resistance

Large values of source resistance where an input bypass capacitor is not used, will not cause errors as the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor ( $\leq 1~k\Omega$ ) for a passive RC section or add an op amp RC active low pass filter. For low source resistance applications, ( $\leq 1~k\Omega$ ), a 0.1  $\mu\text{F}$  bypass capacitor at the inputs will prevent noise pickup due to series lead inductance of a long wire. A  $100\Omega$  series resistor can be used to isolate this capacitor—both the R and C are placed outside the feedback loop—from the output of an op amp, if used.

#### 2.3.4 Noise


The leads to the analog inputs (pin 6 and 7) should be kept as short as possible to minimize input noise coupling. Both noise and undesired digital clock coupling to these inputs can cause system errors. The source resistance for these inputs should, in general, be kept below 5 kΩ. Larger values of source resistance can cause undesired system noise pickup. Input bypass capacitors, placed from the analog inputs to ground, will eliminate system noise pickup but can create analog scale errors as these capacitors will average the transient input switching currents of the A/D (see section 2.3.1.). This scale error depends on both a large source

resistance and the use of an input bypass capacitor. This error can be eliminated by doing a full-scale adjustment of the A/D (adjust V<sub>REF</sub>/2 for a proper full-scale reading—see section 2.5.2 on Full-Scale Adjustment) with the source resistance and input bypass capacitor in place.

#### 2.4 Reference Voltage

#### 2.4.1 Span Adjust

For maximum applications flexibility, these A/Ds have been designed to accommodate a 5  $\rm V_{DC}$ , 2.5  $\rm V_{DC}$  or an adjusted voltage reference. This has been achieved in the design of the IC as shown in Figure 4.




TL/H/5671-

FIGURE 4. The V<sub>REFERENCE</sub> Design on the IC

Notice that the reference voltage for the IC is either  $\frac{1}{2}$  of the voltage applied to the V<sub>CC</sub> supply pin, or is equal to the voltage that is externally forced at the V<sub>REF</sub>/2 pin. This allows for a ratiometric voltage reference using the V<sub>CC</sub> supply, a 5 V<sub>DC</sub> reference voltage can be used for the V<sub>CC</sub> supply or a voltage less than 2.5 V<sub>DC</sub> can be applied to the V<sub>REF</sub>/2 input for increased application flexibility. The internal gain to the V<sub>REF</sub>/2 input is 2, making the full-scale differential input voltage twice the voltage at pin 9.

An example of the use of an adjusted reference voltage is to accommodate a reduced span—or dynamic voltage range of the analog input voltage. If the analog input voltage were to range from 0.5  $\rm V_{DC}$  to 3.5  $\rm V_{DC}$ , instead of 0V to 5  $\rm V_{DC}$  the span would be 3V as shown in Figure 5. With 0.5  $\rm V_{DC}$  applied to the V<sub>IN</sub>(-) pin to absorb the offset, the reference voltage can be made equal to  $1/\!\!/_2$  of the 3V span or 1.5  $\rm V_{DC}$  The A/D now will encode the V<sub>IN</sub>(+) signal from 0.5V to 3.5 V with the 0.5V input corresponding to zero and the 3.5  $\rm V_{DC}$  input corresponding to full-scale. The full 8 bits of resolution are therefore applied over this reduced analog input voltage range.



a) Analog Input Signal Example

b) Accommodating an Analog Input from 0.5V (Digital Out = = 00<sub>HEX</sub>) to 3.5V (Digital Out = FF<sub>HEX</sub>)

FIGURE 5. Adapting the A/D Analog Input Voltages to Match an Arbitrary Input Signal Range

#### 2.4.2 Reference Accuracy Requirements

The converter can be operated in a ratiometric mode or an absolute mode. In ratiometric converter applications, the magnitude of the reference voltage is a factor in both the output of the source transducer and the output of the A/D converter and therefore cancels out in the final digital output code. The ADC0805 is specified particularly for use in ratiometric applications with no adjustments required. In absolute conversion applications, both the initial value and the temperature stability of the reference voltage are important factors in the accuracy of the A/D converter. For V<sub>REF</sub>/2 voltages of 2.4 VDC nominal value, initial errors of ±10 mVDC will cause conversion errors of ±1 LSB due to the gain of 2 of the V<sub>REF</sub>/2 input. In reduced span applications, the initial value and the stability of the V<sub>RFF</sub>/2 input voltage become even more important. For example, if the span is reduced to 2.5V, the analog input LSB voltage value is correspondingly reduced from 20 mV (5V span) to 10 mV and 1 LSB at the V<sub>RFF</sub>/2 input becomes 5 mV. As can be seen, this reduces the allowed initial tolerance of the reference voltage and requires correspondingly less absolute change with temperature variations. Note that spans smaller than 2.5V place even tighter requirements on the initial accuracy and stability of the reference source.

In general, the magnitude of the reference voltage will require an initial adjustment. Errors due to an improper value of reference voltage appear as full-scale errors in the A/D transfer function. IC voltage regulators may be used for references if the ambient temperature changes are not excessive. The LM336B 2.5V IC reference diode (from National Semiconductor) has a temperature stability of 1.8 mV typ (6 mV max) over  $0^{\circ}\text{C}\!\leq\! T_{A}\!\leq\! +70^{\circ}\text{C}.$  Other temperature range parts are also available.

#### 2.5 Errors and Reference Voltage Adjustments

#### 2.5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value,  $V_{\text{IN(MIN)}}$ , is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing the A/D  $V_{\text{IN}}(-)$  input at this  $V_{\text{IN(MIN)}}$  value (see Applications section). This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V<sub>IN</sub> (–) input and applying a small magnitude positive voltage to the V<sub>IN</sub> (+) input. Zero error is the difference between the actual DC input voltage that is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal  $\frac{1}{2}$  LSB value ( $\frac{1}{2}$  LSB = 9.8 mV for V<sub>REF</sub>/2=2.500 V<sub>DC</sub>).

#### 2.5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage that is  $1\frac{1}{2}$  LSB less than the desired analog full-scale voltage range and then adjusting the magnitude of the V<sub>REF</sub>/2 input (pin 9 or the V<sub>CC</sub> supply if pin 9 is not used) for a digital output code that is just changing from 1111 1110 to 1111 1111.

#### I STICTIONAL DESCRIPTION (CONTINUES)

# 2.5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal that does not go to ground) this new zero reference should be properly adjusted first. A  $V_{\rm IN}(+)$  voltage that equals this desired zero reference plus  $^1\!\!/_2$  LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to pin 6 and the zero reference voltage at pin 7 should then be adjusted to just obtain the  $00_{\rm HEX}$  to  $01_{\rm HEX}$  code transition.

The full-scale adjustment should then be made (with the proper  $V_{IN}(-)$  voltage applied) by forcing a voltage to the  $V_{IN}(+)$  input which is given by:

$$V_{IN}$$
 (+) is adj =  $V_{MAX}$ -1.5  $\left[\frac{(V_{MAX} - V_{MIN})}{256}\right]$ ,

where


V<sub>MAX</sub>=The high end of the analog input range

 $V_{MIN}$  = the low end (the offset zero) of the analog range. (Both are ground referenced.)

The  $V_{REF}/2$  (or  $V_{CC}$ ) voltage is then adjusted to provide a code change from  $FE_{HEX}$  to  $FF_{HEX}$ . This completes the adjustment procedure.

#### 2.6 Clocking Option

The clock for the A/D can be derived from the CPU clock or an external RC can be added to provide self-clocking. The CLK IN (pin 4) makes use of a Schmitt trigger as shown in Figure 6.



TL/H/5671-17

#### FIGURE 6. Self-Clocking the A/D

Heavy capacitive or DC loading of the clock R pin should be avoided as this will disturb normal converter operation. Loads less than 50 pF, such as driving up to 7 A/D converter clock inputs from a single clock R pin of 1 converter, are allowed. For larger clock line loading, a CMOS or low power TTL buffer or PNP input logic should be used to minimize the loading on the clock R pin (do not use a standard TTL buffer).

#### 2.7 Restart During a Conversion

If the A/D is restarted (CS and WR go low and return high) during a conversion, the converter is reset and a new conversion is started. The output data latch is not updated if the

conversion in process is not allowed to be completed, therefore the data of the previous conversion remains in this latch. The INTR output simply remains at the "1" level.

#### 2.8 Continuous Conversions

For operation in the free-running mode an initializing pulse should be used, following power-up, to ensure circuit operation. In this application, the CS input is grounded and the WR input is tied to the INTR output. This WR and INTR node should be momentarily forced to logic low following a power-up cycle to guarantee operation.

#### 2.9 Driving the Data Bus

This MOS A/D, like MOS microprocessors and memories, will require a bus driver when the total capacitance of the data bus gets large. Other circuitry, which is tied to the data bus, will add to the total capacitive loading, even in TRI-STATE (high impedance mode). Backplane bussing also greatly adds to the stray capacitance of the data bus.

There are some alternatives available to the designer to handle this problem. Basically, the capacitive loading of the data bus slows down the response time, even though DC specifications are still met. For systems operating with a relatively slow CPU clock frequency, more time is available in which to establish proper logic levels on the bus and therefore higher capacitive loads can be driven (see typical characteristics curves).

At higher CPU clock frequencies time can be extended for I/O reads (and/or writes) by inserting wait states (8080) or using clock extending circuits (6800).

Finally, if time is short and capacitive loading is high, external bus drivers must be used. These can be TRI-STATE buffers (low power Schottky such as the DM74LS240 series is recommended) or special higher drive current products which are designed as bus drivers. High current bipolar bus drivers with PNP inputs are recommended.

#### 2.10 Power Supplies

Noise spikes on the  $V_{CC}$  supply line can cause conversion errors as the comparator will respond to this noise. A low inductance tantaium filter capacitor should be used close to the converter  $V_{CC}$  pin and values of 1  $\mu F$  or greater are recommended. If an unregulated voltage is available in the system, a separate LM340LAZ-5.0, TO-92, 5V voltage regulator for the converter (and other analog circuitry) will greatly reduce digital noise on the  $V_{CC}$  supply.

#### 2.11 Wiring and Hook-Up Precautions

Standard digital wire wrap sockets are not satisfactory for breadboarding this A/D converter. Sockets on PC boards can be used and all logic signal wires and leads should be grouped and kept as far away as possible from the analog signal leads. Exposed leads to the analog inputs can cause undesired digital noise and hum pickup, therefore shielded leads may be necessary in many applications.

A single point analog ground that is separate from the logic ground points should be used. The power supply bypass capacitor and the self-clocking capacitor (if used) should both be returned to digital ground. Any V<sub>REF</sub>/2 bypass capacitors, analog input filter capacitors, or input signal shielding should be returned to the analog ground point. A test for proper grounding is to measure the zero error of the A/D converter. Zero errors in excess of ½ LSB can usually be traced to improper board layout and wiring (see section 2.5.1 for measuring the zero error).

#### 3.0 TESTING THE A/D CONVERTER

There are many degrees of complexity associated with testing an A/D converter. One of the simplest tests is to apply a known analog input voltage to the converter and use LEDs to display the resulting digital output code as shown in Figure 7.

For ease of testing, the V<sub>REF</sub>/2 (pin 9) should be supplied with 2.560 V<sub>DC</sub> and a V<sub>CC</sub> supply voltage of 5.12 V<sub>DC</sub> should be used. This provides an LSB value of 20 mV.

If a full-scale adjustment is to be made, an analog input voltage of 5.090 V<sub>DC</sub> (5.120–1½ LSB) should be applied to the V<sub>IN</sub>(+) pin with the V<sub>IN</sub>(-) pin grounded. The value of the V<sub>REF</sub>/2 input voltage should then be adjusted until the digital output code is just changing from 1111 1110 to 1111 1111. This value of V<sub>REF</sub>/2 should then be used for all the tests.

The digital output LED display can be decoded by dividing the 8 bits into 2 hex characters, the 4 most significant (MS) and the 4 least significant (LS). Table I shows the fractional binary equivalent of these two 4-bit groups. By adding the voltages obtained from the "VMS" and "VLS" columns in Table I, the nominal value of the digital display (when




FIGURE 7. Basic A/D Tester

V<sub>REF</sub>/2 = 2.560V) can be determined. For example, for an output LED display of 1011 0110 or B6 (in hex), the voltage values from the table are 3.520 + 0.120 or 3.640 V<sub>DC</sub>. These voltage values represent the center-values of a perfect A/D converter. The effects of quantization error have to be accounted for in the interpretation of the test results.

For a higher speed test system, or to obtain plotted data, a digital-to-analog converter is needed for the test set-up. An accurate 10-bit DAC can serve as the precision voltage source for the A/D. Errors of the A/D under test can be expressed as either analog voltages or differences in 2 digital words.

A basic A/D tester that uses a DAC and provides the error as an analog output voltage is shown in *Figure 8*. The 2 op amps can be eliminated if a lab DVM with a numerical subtraction feature is available to read the difference voltage, "A-C", directly. The analog input voltage can be supplied by a low frequency ramp generator and an X-Y plotter can be used to provide analog error (Y axis) versus analog input (X axis).

For operation with a microprocessor or a computer-based test system, it is more convenient to present the errors digitally. This can be done with the circuit of Figure 9, where the output code transitions can be detected as the 10-bit DAC is incremented. This provides ½ LSB steps for the 8-bit A/D under test. If the results of this test are automatically plotted with the analog input on the X axis and the error (in LSB's) as the Y axis, a useful transfer function of the A/D under test results. For acceptance testing, the plot is not necessary and the testing speed can be increased by establishing internal limits on the allowed error for each code.

#### 4.0 MICROPROCESSOR INTERFACING

To dicuss the interface with 8080A and 6800 microprocessors, a common sample subroutine structure is used. The microprocessor starts the A/D, reads and stores the results of 16 successive conversions, then returns to the user's program. The 16 data bytes are stored in 16 successive memory locations. All Data and Addresses will be given in hexadecimal form. Software and hardware details are provided separately for each type of microprocessor.

# 4.1 Interfacing 8080 Microprocessor Derivatives (8048, 8085)

This converter has been designed to directly interface with derivatives of the 8080 microprocessor. The A/D can be mapped into memory space (using standard memory address decoding for CS and the MEMR and MEMW strobes) or it can be controlled as an I/O device by using the I/O R and I/O W strobes and decoding the address bits A0 → A7 (or address bits A8 → A15 as they will contain the same 8-bit address information) to obtain the CS input. Using the I/O space provides 256 additional addresses and may allow a simpler 8-bit address decoder but the data can only be input to the accumulator. To make use of the additional memory reference instructions, the A/D should be mapped into memory space. An example of an A/D in I/O space is shown in Figure 10.




FIGURE 8. A/D Tester with Analog Error Output





FIGURE 9. Basic "Digital" A/D Tester

TL/H/5671-19

#### TABLE I. DECODING THE DIGITAL OUTPUT LEDS

HEX		BIN	ARY			***	FRAC	CTIONAL	BINARY	VALUE	FOR		OUTPUT V CENTER WI V <sub>REF</sub> /2=	VALUES TH
		1			,	MS	GROUP			LS	GROUP		VMS GROUP*	VLS GRO
F	1	1	1	1				15/16				15/256	4.800	0.300
Ε	1	1	1	0			7/8				7/128		4,480	0.280
D	1	1	0	1				13/16			٠,	13/256	4.160	0.260
C	1	1	0	0		3/4				3/64	• • • • • • • • • • • • • • • • • • • •		3.840	0.240
В	1	0	1	1				11/16				11/256	3.520	0.220
Α	1	0	1	0			5/8				5/128		3.200	0.200
9	1	0	0	1				9/16	٠.			9/256	2/880	0.180
8	1	0	0	0	1/2				1/32				2/560	0.160
7	0	1	1	1				7/16				7/256	2.240	0.140
6	0	1	1	0			3/8				3/128		1.920	0.120
5	0	1	0	1	ŀ			5/16	ļ			2/256	1.600	0.100
4	0	1	0	0		1/4				1/64			1/280	0.080
3	0	0	1	1				3/16				3/256	0.960	0.060
2	0	0	1	0			1/8		ļ		1/128		0.640	0.040
1	0	0	0	1				1/16				1/256	0.320	0.020
0	0	0	0	0	1				]				0	0

\*Display Output = VMS Group + VLS Group



Note 1: "Pin numbers for the DP8228 system controller, others are INS8080A.

Note 2: Pin 23 of the INS8228 must be tied to  $\pm$  12V through a 1 k $\Omega$  resistor to generate the RST 7 instruction when an interrupt is acknowledged as required by the accompanying sample program.

FIGURE 10. ADC0801-INS8080A CPU Interface

	SA	MPLE PROGRAM FOR /	FIGURE 10 AL	DC0801-INS	S8080A CPU INTERFACE
0038	C3 00 03	RST 7:	JMP	LD DATA	
•	• '	•			
•	•	•			
0100	21 00 02	START:	TXI H 050	00Н	; HL pair will point to
0103 0106	31 00 0 <u>4</u> 7D	RETURN:	LXI SP 0		; data storage locations ; Initialize stack pointer (Note 1)
0107 0109	FE OF. CA 13 01		MOV A, L CPI OF H JZ CONT		; Test # of bytes entered ; If # = 16. JMP to
010C 010E	D3 E0 FB		OUT EO H		; user program ; Start A/D
010F 0110	00 C3 OF 01	LOOP:	NOP JMP LOOP	•	; Enable interrupt ; Loop until end of ; conversion
0113	•	CONT:	•		; conversion
•	•	(User program to process data)	•		
•	•	•	•		
0300 0302 0303 0304	DB E0 77 23 C3 03 01	LD DATA:	IN EO H MOV M, A INX H JMP RETU	RN	; Load data into accumulator ; Store data ; Increment storage pointer

Note 1: The stack pointer must be dimensioned because a RST 7 instruction pushes the PC onto the stack.

Note 2: Alf address used were arbitrarily chosen.

The standard control bus signals of the 8080 CS, RD and WR) can be directly wired to the digital control inputs of the A/D and the bus timing requirements are met to allow both starting the converter and outputting the data onto the data bus. A bus driver should be used for larger microprocessor systems where the data bus leaves the PC board and/or must drive capacitive loads larger than 100 pF.


#### 4.1.1 Sample 8080A CPU Interfacing Circuitry and Program

The following sample program and associated hardware shown in Figure 10 may be used to input data from the converter to the INS8080A CPU chip set (comprised of the INS8080A microprocessor, the INS8228 system controller and the INS8224 clock generator). For simplicity, the A/D is controlled as an I/O device, specifically an 8-bit bi-directional port located at an arbitrarily chosen port address, E0. The TRI-STATE output capability of the A/D eliminates the need for a peripheral interface device, however address decoding is still required to generate the appropriate CS for the converter.

It is important to note that in systems where the A/D converter is 1-of-8 or less I/O mapped devices, no address decoding circuitry is necessary. Each of the 8 address bits (A0 to A7) can be directly used as CS inputs-one for each I/O device.

#### 4.1.2 INS8048 Interface

The INS8048 interface technique with the ADC0801 series (see Figure 11) is simpler than the 8080A CPU interface. There are 24 I/O lines and three test input lines in the 8048 With these extra I/O lines available, one of the I/O lines (b) 0 of port 1) is used as the chip select signal to the A/D, thus eliminating the use of an external address decoder. But control signals RD. WR and INT of the 8048 are tied directly to the A/D. The 16 converted data words are stored at on chip RAM locations from 20 to 2F (Hex). The RD and WR signals are generated by reading from and writing into dummy address, respectively. A sample interface program is shown below.



TL/H/5671-21

#### FIGURE 11. INS8048 Interface ALLEN TERROPERT FOR FIGURE 44 INCREASE INTERFACE

	SAMPL	E PROGRAM FO	OR <i>FIGURE 11</i> INS804	8 INTERFACE
04 10		JMP ORG	10H 3H	: Program starts at addr 10
04 50		JMP	50H 10H	; Interrupt jump vector : Main program
		ORG		
99 FE		ANL	Pl, #OFEH	; Chip select
81	16- 17-	MOVX	A, @R1	; Read in the 1st data ; to reset the intr
89 01	START:	ORL	P1, #1	; Set port pin high
B8 20		MOV	RO, #20H	; Data address
B9 FF		MOV	R1. #OFFH	; Dummy address
BA 10	,	MOV	R2. #10H	: Counter for 16 bytes
23 FF	AGAIN:	MOV	A. #OFFH	; Set ACC for intr loop
99 FE		ANL	Pl. #OFEH	; Send CS (bit 0 of Pl)
91		MOVX	@R1.A	: Send WR out
05		EN	Ĭ	: Enable interrupt
96 21	LOOP:	JNZ	LOOP	: Wait for interrupt
EA 1B		DJNZ	R2, AGAIN	: If 16 bytes are read
00		NOP	• •	go to user's program
00		NOP		
	4	ORG	50H	
81	INDATA:	MOVX	A. @R1	: Input data, CS still low
AO	24122121	MOA	@RO, A	: Store in memory
18		INC	RO	: Increment storage counter
89 01		ORL	P1, #1	: Reset CS signal
27		CLR	A	: Clear ACC to get out of
93		RETR	••	the interrupt loop
73		******		,

#### 4.2 Interfacing the Z-80

The Z-80 control bus is slightly different from that of the 8080. General RD and WR strobes are provided and senarate memory request, MREQ, and I/O request, IORQ, signals are used which have to be combined with the generalized strobes to provide the equivalent 8080 signals. An advantage of operating the A/D in I/O space with the Z-80 is that the CPU will automatically insert one wait state (the RD and WR strobes are extended one clock period) to allow more time for the I/O devices to respond. Logic to map the A/D in I/O space is shown in Figure 13.




FIGURE 13. Mapping the A/D as an I/O Device for Use with the Z-80 CPU

Additional I/O advantages exist as software DMA routines are available and use can be made of the output data transfer which exists on the upper 8 address lines (A8 to A15) during I/O input instructions. For example, MUX channel selection for the A/D can be accomplished with this operating mode.

#### 4.3 Interfacing 6800 Microprocessor Derivatives (6502, etc.)

The control bus for the 6800 microprocessor derivatives does not use the RD and WR strobe signals. Instead it employs a single R/W line and additional timing, if needed, can be derived form the φ2 clock. All I/O devices are memory mapped in the 6800 system, and a special signal, VMA. indicates that the current address is valid. Figure 14 shows an interface schematic where the A/D is memory mapped in the 6800 system. For simplicity, the CS decoding is shown using 1/2 DM8092. Note that in many 6800 systems, an alpin 21. This can be tied directly to the CS pin of the A/D. provided that no other devices are addressed at HX ADDR: 4XXX or 5XXX

mie ie eroegrii oot to trie common bus an

The following subroutine performs essentially the same function as in the case of the 8080A interface and it can be called from anywhere in the user's program.

In Figure 15 the ADC0801 series is interfaced to the M6800 microprocessor through (the arbitrarily chosen) Port B of the MC6820 or MC6821 Peripheral Interface Adapter, (PIA). Here the CS pin of the A/D is grounded since the PIA is already memory mapped in the M6800 system and no CS decoding is necessary. Also notice that the A/D output data lines are connected to the microprocessor bus under program control through the PIA and therefore the A/D RD pin can be grounded.

A sample interface program equivalent to the previous one is shown below Figure 15. The PIA Data and Control Registers of Port B are located at HEX addresses 8006 and 8007. respectively.

#### **5.0 GENERAL APPLICATIONS**

The following applications show some interesting uses for the A/D. The fact that one particular microprocessor is used is not meant to be restrictive. Each of these application circuits would have its counterpart using any microprocessor that is desired.

## 5.1 Multiple ADC0801 Series to MC6800 CPU Interface

To transfer analog data from several channels to a single microprocessor system, a multiple converter scheme presents several advantages over the conventional multiplexer single-converter approach. With the ADC0801 series, the differential inputs allow individual span adjustment for each channel. Furthermore, all analog input channels are sensed simultaneously, which essentially divides the microprocessor's total system servicing time by the number of channels. since all conversions occur simultaneously. This scheme is shown in Figure 16.

TL/H/5671-24




FIGURE 14. ADC0801-MC6800 CPU Interface

	SAMPLE PRO	GRAM FOR FA	GURE 14 ADC	0801-MC6800 CPU	INTERFACE
0010	DF 36	DATAIN	STX	TEMP2	; Save contents of X
0012	CE 00 2C		LDX	#\$002C	; Upon IRQ low CPU
0015	FF FF F8		STX	\$FFF8	; jumps to 002C
0018	B7 50 00		STAA	\$5000	; Start ADC0801
001B	0 <b>E</b>		CLI	er San and Er	7
001C	3E	CONVRT	WAI	1 4	; Wait for interrupt
. 001D	DE 34		LDX	TEMP1	*
001F	8C 02 0F		CPX	#\$020F	: Is final data stored?
0022	27 14		BEQ	ENDP	
0024	B7 50 00	100	STAA	\$5000	; Restarts ADC0801
0027	08		INX		
0028	DF 34		STX	TEMP1	
002A	20 F0		BRA	CONVRI	
002C	DE 34	INTRPT	LDX	TEMPL	
002E	B8 50 00	1000	LDAA	\$5000	: Read data
0031	A7 00		STAA	X	; Store it at X
0033	3B		RTI		N. 4
0034	02 00	TEMP1	FDB	\$0200	; Starting address for
* *	And the second second		- No. 1		; data storage
0036	00 00	TEMP2	FDB	\$0000	
0030	CE 05 00	ENDP	LDX	#\$0200	; Reinitialize TEMPl
003B	DF 34		STX	TEMP1	ear of the second
003D	DE 36		LDX	TEMP2	
003F	39		RTS		; Return from subroutine
17.0	2.5				; To user's program

ADC0801/ADC0802/ADC0803/ADC0804/ADC0

Note 1: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.




FIGURE 15. ADC0801-MC6820 PIA Interface

SAMPLE PROGRAM FOR FIGURE 15 ADC0801-MC6820 PIA INTERFACE

0010	CE 00 38	DATAIN	LDX	#\$0038	; Upon IRQ low CPU
0013	FF FF F8		STX	\$FFF8	; jumps to 0038
0016	B6 80 06		LDAA	PIAORB	; Clear possible IRQ flags
0019	4F		CLRA		
001A	B7 80 07		STAA	PIACRB	
001D	B7 80 06		STAA	PIAORB	; Set Port B as input
0020	OE .		CLI		
0021	C6 34		LDAB	#\$34	
0023	86 3D		LDAA	#\$3D	
0025	F7 80 07	CONVRT	STAB	PIACRB	; Starts ADC0801
0028	B7 80 07		STAA	PIACRB	
002B	3E		WAI		; Wait for interrupt
0020	DE 40		LDX	TEMP1	
002E	8C 02 0F		CPX	# <b>\$</b> 020F	; Is final data stored?
0031	27 OF		BEQ	ENDP	
0033	08		INX		
0034	DF 40		STX	TEMP1	
0036	20 ED		BRA	CONVRT	
0038	DE 40	INTRPT	LDX	TEMP1	
003A	B6 80 06		LDAA	PIAORB	; Read data in
003D	A7 00		STAA	Χ	; Store it at X
003F	3B		RTI		
0040	02 00	TEMP1	FDB	\$0200	; Starting address for
					; data storage
0042	CE 02 00	ENDP	LDX	#\$0200	; Reinitialize TEMP1
0045	DF 40		STX	TEMP1	
0047	39		RTS		; Return from subroutine
		PIAORB	EQU	\$8006	; To user's program
		PIACRB	EQU	\$8007	

The following schematic and sample subroutine (DATA IN) may be used to interface (up to) 8 ADC0801's directly to the MC6800 CPU. This scheme can easily be extended to allow the interface of more converters. In this configuration the converters are (arbitrarily) located at HEX address 5000 in the MC6800 memory space. To save components, the clock signal is derived from just one RC pair on the first converter. This output drives the other A/Ds.


All the converters are started simultaneously with a STORE instruction at HEX address 5000. Note that any other HEX address of the form 5XXX will be decoded by the circuit, pulling all the CS inputs low. This can easily be avoided by using a more definitive address decoding scheme. All the interrupts are ORed together to insure that all A/Ds have completed their conversion before the microprocessor is interrupted.

The subroutine, DATA IN, may be called from anywhere in the user's program. Once called, this routine initializes the

CPU, starts all the converters simultaneously and waits for the interrupt signal. Upon receiving the interrupt, it reads the converters (from HEX addresses 5000 through 5007) and stores the data successively at (arbitrarily chosen) HEX addresses 0200 to 0207, before returning to the user's program. All CPU registers then recover the original data they had before servicing DATA IN.

# 5.2 Auto-Zeroed Differential Transducer Amplifler and A/D Converter

The differential inputs of the ADC0801 series eliminate the need to perform a differential to single ended conversion for a differential transducer. Thus, one op amp can be eliminated since the differential to single ended conversion is provided by the differential input of the ADC0801 series. In general, a transducer preamp is required to take advantage of the full A/D converter input dynamic range.



TL/H/5671-26

FIGURE 16. Interfacing Multiple A/Ds in an MC6800 System SAMPLE PROGRAM FOR FIGURE 16 INTERFACING MULTIPLE A/Ds IN AN MC6800 SYSTEM

ADDRESS	HEX CODE		MNEMONICS	/	COMMENTS	
0010	DF 44	DATAIN	STX	TEMP	: Save Contents of X	
0012	CE 00 2A		LDX	#\$002A	: Upon IRO LOW CPU	
0015	FF FF F8		STX	\$FFF8		
0018	B7 50 00	- '	STAA	\$5000		"
001B	OE		CLI	-	· · · · · · · · · · · · · · · · · · ·	i
001C	3E		WAI		: Wait for interrupt	
001D	CE 50 00		<b>LDX</b>	#\$5000	,	
0020 -	DF 40		STX	INDEX1	: Reset both INDEX	
0022	CE 02 00		LDX	#\$0200	•	
0025	DF 42		STX	INDEX2		
0027	DE 44		LDX	TEMP	,	
0029	39		RTS		: Return from Subroutine	
002A	DE 40	INTRPT	LDX	· INDEX1	•	
002C	A6 00		LDAA	X	•	
002E	08		INX			
002F	DF 40		STX	INDEX1	· ·	
0031	DE 42		LDX		•	
	0010 0012 0015 0018 001B 001C 001D 0020 0022 0025 0027 0029 002A 002C 002E	0010 DF 44 0012 CE 00 2A 0015 FF FF F8 0018 B7 50 00 001B OE 001D CE 50 00 0020 - DF 40 0022 CE 02 00 0025 DF 42 0027 DE 44 0029 39 002A DE 40 002C A6 00 002E O8 002F DF 40	0010 DF 44 DATAIN 0012 CE 00 2A 0015 FF FF F8 0018 B7 50 00 001B OE 001C 3E 001D CE 50 00 0020 DF 40 0022 CE 02 00 0025 DF 42 0027 DE 44 0029 39 002A DE 40 INTRPT 002E O8 002F DF 40	0010         DF 44         DATAIN         STX           0012         CE 00 2A         LDX           0015         FF FF F8         STX           0018         B7 50 00         STAA           001B         OE         CLI           001C         3E         WAI           001D         CE 50 00         LDX           0020         DF 40         STX           0022         CE 02 00         LDX           0025         DF 42         STX           0027         DE 44         LDX           0029         39         RTS           002A         DE 40         INTRPT         LDX           002C         A6 00         LDAA           002E         08         INX           002F         DF 40         STX	0010         DF 44         DATAIN         STX         TEMP           0012         CE 00 2A         LDX         #\$002A           0015         FF FF F8         STX         \$FFF8           0018         B7 50 00         STAA         \$5000           001B         OE         CLI           001C         3E         WAI           001D         CE 50 00         LDX         #\$5000           0020         DF 40         STX         INDEX1           0022         CE 02 00         LDX         #\$0200           0025         DF 42         STX         INDEX2           0027         DE 44         LDX         TEMP           0029         39         RTS           002A         DE 40         INTRPT         LDX         INDEX1           002C         A6 00         LDAA         X           002E         O8         INX           002F         DF 40         STX         INDEX1	0010         DF 44         DATAIN         STX         TEMP         ; Save Contents of X           0012         CE 00 2A         LDX         #\$002A         ; Upon TRQ LOW CPU           0015         FF FF F8         STX         \$FFF8         ; Jumps to 002A           0018         B7 50 00         STAA         \$5000         ; Starts all A/D's           001B         OE         CLI         ; Wait for interrupt           001C         3E         WAI         ; Wait for interrupt           001D         CE 50 00         LDX         #\$5000           0020 ·         DF 40         STX         INDEX1         ; Reset both INDEX           0022         CE 02 00         LDX         #\$0200         ; land 2 to starting           0025         DF 42         STX         INDEX2         ; addresses           0027         DE 44         LDX         TEMP           0028         39         RTS         ; Return from subroutine           002A         DE 40         INTRPT         LDX         *INDEX1         ; Index1 → X           002C         A6 00         LDAA         X         ; Read data in from A/D at X           002E         O8         INX         INDEX1

ADDRESS	IPLE PROGRAM HEX CODE		MNEMONIC	9	COMMENTS
0033	A7 00	•	STAA	x	: Store data at X
0035	8C 02 07		CPX	#\$0207	; Have all A/D's been read?
0038	27 05		BEQ	RETURN	; Yes: branch to RETURN
003A	08		INX	•	; No: increment X by one
003B	DF 42		STX	INDEX2	; X → INDEX2
003D	20 EB		BRA	INTRPT	; Branch to 002A
003F	3B ·	RETURN	RTI		
0040	50 00	INDEX1	FDB	\$5000	; Starting address for A/D
0042	02 00	INDEX2	FDB	\$0200	; Starting address for data storage
0044	00 00	TEMP	FDB	\$0000	

Note 1; In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.

For amplification of DC input signals, a major system error is the input offset voltage of the amplifiers used for the preamp. Figure 17 is a gain of 100 differential preamp whose offset voltage errors will be cancelled by a zeroing subroutine which is performed by the INS8080A microprocessor system. The total allowable input offset voltage error for this preamp is only 50 µV for 1/4 LSB error. This would obviously require very precise amplifiers. The expression for the differential output voltage of the preamp is:

$$V_{O} = [V_{IN}(+) - V_{IN}(-)] \left[ 1 + \frac{2R2}{R1} \right] +$$

$$SIGNAL \qquad GAIN$$


$$(V_{OS_{2}} - V_{OS_{1}} - V_{OS_{3}} \pm I_{X}R_{X}) \left( 1 + \frac{2R2}{R1} \right)$$
DC ERROR TERM GAIN

where Ix is the current through resistor Rx. All of the offset error terms can be cancelled by making ±1xRx = VOS1 + VOS3 - VOS2. This is the principle of this auto-zeroing scheme.

The INS8080A uses the 3 I/O ports of an INS8255 Programable Peripheral Interface (PPI) to control the auto zeroing and input data from the ADC0801 as shown in Figure 18. The PPI is programmed for basic I/O operation (mode 0) with Port A being an input port and Ports B and C being output ports. Two bits of Port C are used to alternately open or close the 2 switches at the input of the preamp. Switch

SW1 is closed to force the preamp's differential input to be zero during the zeroing subroutine and then opened and SW2 is then closed for conversion of the actual differential input signal. Using 2 switches in this manner eliminates concern for the ON resistance of the switches as they must conduct only the input bias current of the input amplifiers.

Output Port B is used as a successive approximation register by the 8080 and the binary scaled resistors in series with each output bit create a D/A converter. During the zeroing subroutine, the voltage at V<sub>v</sub> increases or decreases as required to make the differential output voltage equal to zero. This is accomplished by ensuring that the voltage at the output of A1 is approximately 2.5V so that a logic "1" (5V) on any output of Port B will source current into node Vy thus raising the voltage at Vx and making the output differential more negative. Conversely, a logic "0" (0V) will pull current out of node Vx and decrease the voltage, causing the differential output to become more positive. For the resistor values shown, Vx can move ±12 mV with a resolution of 50 μV, which will null the offset error term to 1/4 LSB of fullscale for the ADC0801, It is important that the voltage levels that drive the auto-zero resistors be constant. Also, for symmetry, a logic swing of 0V to 5V is convenient. To achieve this, a CMOS buffer is used for the logic output signals of Port B and this CMOS package is powered with a stable 5V source. Buffer amplifier A1 is necessary so that it can source or sink the D/A output current.



Note 1: R2 = 49.5 R1

Note 2: Switches are LMC13334 CMOS analog switches.

Note 3: The 9 resistors used in the auto-zero section can be ±5% tolerance.

FIGURE 17, Gain of 100 Differential Transducer Preamp




FIGURE 18. Microprocessor Interface Circultry for Differential Preamp

19. It must be noted that the ADC0801 series will output an all zero code when it converts a negative input  $[V_{IN}(-) \ge$ V<sub>IN</sub>(+)]. Also, a logic inversion exists as all of the I/O ports are buffered with inverting gates.

Basically, if the data read is zero, the differential output voltage is negative, so a bit in Port B is cleared to pull Vy more negative which will make the output more positive for the next conversion. If the data read is not zero, the output voltage is positive so a bit in Port B is set to make Vy more positive and the output more negative. This continues for 8 approximations and the differential output eventually converges to within 5 mV of zero.

The actual program is given in Figure 20. All addresses used are compatible with the BLC 80/10 microcomputer system. In particular:

Port A and the ADC0801 are at port address E4

Port B is at port address E5

Port C is at port address E6

PPI control word port is at port address E7


Program Counter automatically goes to ADDR:3C3D upon acknowledgement of an interrupt from the ADC0801

#### 5.3 Multiple A/D Converters in a Z-80 interrupt **Driven Mode**

In data acquisition systems where more than one A/D converter (or other peripheral device) will be interrupting program execution of a microprocessor, there is obviously a need for the CPU to determine which device requires servicing. Figure 21 and the accompanying software is a method of determining which of 7 ADC0801 converters has completed a conversion (INTR asserted) and is requesting an interrupt. This circuit allows starting the A/D converters in any sequence, but will input and store valid data from the converters with a priority sequence of A/D 1 being read first, A/D 2 second, etc., through A/D 7 which would have the lowest priority for data being read. Only the converters whose INT is asserted will be read.

The key to decoding circuitry is the DM74LS373, 8-bit D type flip-flop. When the Z-80 acknowledges the interrupt, the program is vectored to a data input Z-80 subroutine. This subroutine will read a peripheral status word from the DM74LS373 which contains the logic state of the INTR outputs of all the converters. Each converter which initiates an interrupt will place a logic "0" in a unique bit position in the status word and the subroutine will determine the identity of the converter and execute a data read. An identifier word (which indicates which A/D the data came from) is stored in the next sequential memory location above the location of the data so the program can keep track of the identity of the data entered.

TL/H/5671-27



START ZEROING

	3D10	31AA3D	LXI SP 3DAA	Start	; Dimension stack pointer
	3D0E 3D10	31AA3D	OUT B	Start	; Port B = SAR code ; Dimension stack pointer
	3D13	D3E4	OUT A		; Start A/D
	3D15	FB	IE		·
	3D16	00	NOP ·	Loop	; Loop until INT asserted
	3D17	C3163D	JMP Loop		
	3D1A	7A	MOV A, D	Auto-Zero	
	3D1B	C600	ADI 00		
	3D1D	CA2D3D	JZ Set C		; Test A/D output data for zero
	3D20	78	MOV A, B	Shift B	
	3D21	F600	ORI 00		; Clear carry
	3D23	1F	RAR		; Shift "1" in B right one place
	3D24	FEOO	CPI 00		; Is B zero? If yes last
	3D26	CA373D	JZ Done		; approximation has been made
1	3D29	47	MOV B, A	**	
i	3D2A	C3333D	JMP New C	the second second second	
1	3D2D	79	MOVA,C	Set C	and the second s
	3D2E	ВО	ORA B		; Set bit in C that is in same
•	3D2F	4F	MOV C, A		; position as "l" in B
	3D30:	C3203D	JMP Shift B		The second of th
	3D33	A9	XRA C	New C	; Clear bit in C that is in
,	3D34	- C30D3D	JMP Return		; same position as "l" in B
-	3D37	47	MOV B, A	Done	; then output new SAR code.
	3D38	7C	MOV A, H	Se "	; Open SW1, close SW2 then
	3D39	EE03	XRI 03		; proceed with program. Preamp
	3D3B	D3E6	OUT C		; is now zeroed.
	3D3D		· •	Normal	•
			•		
			•	*	
			Program for processing		
			proper data values		
:	3C3D	DBE4	INA	Read A/D Subroutine	; Read A/D data
	3C3F	EEFF	XRI FF	•	; Invert data
	3C41	57	MOV D, A		in the state of th
1	3C42	78	MOV A, B		; Is B Reg = 0? If not stay
,	3C43	E6FF	ANI FF	•	; in auto zero Subroutine
	3C45	C21A3D	JNZ Auto-Zero	the second second	(1) (1)
	3C48	C33D3D	JMP Normal		Control of the Contro
No	te: All num	nerical values a	re hexadecimal representations.	·	e Company of the Comp
i			FIGURE 20. Softwa	are for Auto-Zeroed Differen	tial A/D

#### The following notes engly:

The following notes apply:

1) It is assumed that the CPU automatically performs a RST 7 instruction when a valid interrupt is acknowledged (CPU

7 instruction when a valid interrupt is acknowledged (CPU is in interrupt mode 1). Hence, the subroutine starting address of X0038.
 2) The address bus from the Z-80 and the data bus to the Z-

80 are assumed to be inverted by bus drivers.

3) A/D data and identifying words will be stored in sequential memory locations starting at the arbitrarily chosen address X 3E00.

4) The stack pointer must be dimensioned in the main program as the RST 7 instruction automatically pushes the PC onto the stack and the subroutine uses an additional 6 stack addresses.

5) The peripherals of concern are mapped into I/O space with the following port assignments:

8-bit flip-flop

This port address also serves as the A/D identifying word in the program.

0063 C9




FIGURE 21. Multiple A/Ds with Z-80 Type Microprocessor

			SOURCE	
LOC	OBJ CODE		STATEMENT	COMMENT
0038	E5		Push HL	; Save contents of all registers affected by
0039	C5		PUSH BC	; this subroutine.
003A	F5		PUSH AF	; Assumed INT mode learlier set.
003B	21 00 3E		LD (HL),X3E00	; Initialize memory pointer where data will be stored
003E	0E 01		LD C, XO1	; C register will be port ADDR of A/D converters.
0040	D300		OUT XOO, A	; Load peripheral status word into 8-bit latch.
0042	DB00		INA, XOO	; Load status word into accumulator.
0044	47		LD B, A	; Save the status word.
0045	79	TEST	LDA,C	; Test to see if the status of all A/D's have
0046	FE 08		CP, X08	; been checked. If so, exit subroutine
0048	CA 60 00		JPZ, DONE	
004B	78		LD A, B	; Test a single bit in status word by looking for
004C	1F		RRA	; a "l" to be rotated into the CARRY (an INT
004D	47		LD B, A	; is loaded as a *l*). If CARRY is set then load
004E	DA 5500		JPC, LOAD	; contents of A/D at port ADDR in C register.
0051	OC	NEXT	INC C	; If CARRY is not set, increment C register to point
0052	C3 4500		JP, TEST	; to next A/D, then test next bit in status word.
0055	ED 78	LOAD	INA, (C)	; Read data from interrupting A/D and invert
0057	EE FF		XOR FF	; the data.
0059	77		LD (HL),A	; Store the data
005A	2C		INC L	
005B	71		LD (HL), C	; Store A/D identifier (A/D port ADDR).
005C	2C		INC L	
005D	C3 51 00		JP, NEXT	; Test next bit in status word.
0060	F1	DONE	POP AF	; Re-establish all registers as they were
0061	Cl		POP BC	; before the interrupt.
0062	El		POP HL	

; Return to original program


RET


TEM	P RANGE	0°C TO 70°C	<b>0°C TO 70°C</b>	0°C TO 70°C	-40°C TO +85°C
ERROR	± 1/4 Bit Adjusted ± 1/2 Bit Unadjusted ± 1/2 Bit Adjusted	ADC0802LCWM	ADC0802LCV		ADC0801LCN ADC0802LCN ADC0803LCN
	± 1Bit Unadjusted	ADC0804LCWM	ADC0804LCV	ADC0804LCN	ADC0805LCN
PACKA	GE OUTLINE	M20B—Small Outline	V20A—Chip Carrier	N20A-	Molded DIP

Т	TEMP RANGE -40°C TO +85°C		-55°C TO + 125°C
± 1/4 Bit Adjusted ± 1/2 Bit Unadjusted ± 1/2 Bit Unadjusted ± 1 Bit Unadjusted		ADC0801LCJ ADC0802LCJ ADC0803LCJ ADC0804LCJ	ADC0801LJ ADC0802LJ, ADC0802LJ/883
PAC	KAGE OUTLINE	J20A—Cavity DIP	J20A-Cavity DIP

## **Connection Diagrams**

ADC080X Dual-In-Line and Small Outline (SO) Packages





ADC080X

TL/H/5671-30

See Ordering Information

National Semiconductor

## ADC0808/ADC0809 8-Bit $\mu$ P Compatible A/D Converters with 8-Channel Multiplexer

## **General Description**

The ADC0808, ADC0809 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 8-channel multiplexer and microprocessor compatible control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a 256R voltage divider with analog switch tree and a successive approximation register. The 8-channel multiplexer can directly access any of 8-single-ended analog signals.

The device eliminates the need for external zero and fullscale adjustments. Easy interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched TTL TRI-STATE® outputs.

The design of the ADC0808, ADC0809 has been optimized by incorporating the most desirable aspects of several A/D conversion techniques. The ADC0808, ADC0809 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For 16channel multiplexer with common output (sample/hold port) see ADC0816 data sheet. (See AN-247 for more informa-


#### Features

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V<sub>DC</sub> or analog span adjusted voltage reference
- No zero or full-scale adjust required
- 8-channel multiplexer with address logic
- 0V to 5V input range with single 5V power supply
- Outputs meet TTL voltage level specifications
- Standard hermetic or molded 28-pin DIP package
- 28-pin molded chip carrier package
- ADC0808 equivalent to MM74C949
- ADC0809 equivalent to MM74C949-1

## **Key Specifications**

- Resolution 8 Bits ■ Total Unadjusted Error
- ± 1/2 LSB and ±1 LSB ■ Single Supply 5 V<sub>DC</sub>
- Low Power 15 mW
- Conversion Time

100 με





## MOTOROLA

DESCRIPTION — The LSTTL/MSI SN54LS/74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- DEMULTIPLEXING CAPABILITY
- MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- TYPICAL POWER DISSIPATION OF 32 mW
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


#### PIN NAMES

		HIGH	LOW	_
A <sub>0</sub> — A <sub>2</sub> E <sub>1</sub> , E <sub>2</sub> E <sub>3</sub> O <sub>0</sub> — O <sub>7</sub>	Address Inputs Enable (Active LOW) Inputs Enable (Active HIGH) Input Active LOW Outputs (Note b)	0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.25 U.L. 5(2.5) U.L.	

#### NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




## SN54/74LS138

1-OF-8-DECODER/ DEMULTIPLEXER

LOW POWER SCHOTTKY



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-09 (Ceramic) N Suffix — Case 648-08 (Plastic)

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOADING (Note a)

FUNCTIONAL DESCRIPTION — The LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with the low power Schottky barrier diode process. The decoder accepts three binary weighted inputs  $(A_0, A_1, A_2)$  and when enabled provides eight mutually exclusive active LOW outputs  $(\overline{O_0}, \overline{O_0}, \overline{O_0})$ . The LS138 features three Enable inputs, two active LOW  $(\overline{E_1}, \overline{E_2})$  and one active HIGH (E3). All outputs will be HIGH unless  $\overline{E_1}$  and  $\overline{E_2}$  are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LS138s and one inverter, (See Figure a.)

The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TR	H.	TH	T4	R	F

INPUTS					INPUTS	OUT	PUTS						
Ē1 ·	E2	E <sub>3</sub>	40	A <sub>1</sub>	A <sub>2</sub>	ōo	ō <sub>1</sub>	ō₂	<u>0</u> 3	ō₄	Ō <sub>5</sub>	ō₅	07
н	×	×	×	×	×	н	н -	н.	н	н	H -	н	н
×	н	×	×	x	×	н	н	н	н	н	н	н	Ĥ
×	×	L	×	×	×	н	н	н	н	н	н	н	н
L	L	н	L	L	L	L	н	• н	н	н	н	н	н
L	L	н	н	L	L	н	L	н	н -	н	н	н '	н
L	L	н	L	н	L	н	н	L	н,	. н	н	н	н
L	L	н	н	н	1 L	н	н	н	L	н	н	н	н
L	L,	н	L	Ł	н	н	н	н	н	L	н	н	н
L	L.	н	Н	L	н	н	н	н '	н	н	L	н	н
L	L	н	L.	н	н	н	н	н	н	н	н	L	н
L	L.	н	Н	н	н	Н	н	H.	. н	н	н	н	L

- H = HIGH Voltage Level
- L LOW Voltage Level
- X = Don't Care




Fig. a.

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 . 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54.74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CWIDO	242445			LIMITS		LANGE	THAT COURTONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
ViH	Input HIGH Voltage		2.0			V	Guaranteed inp	ut HIGH Voltage for	
		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74	1	Γ	0.8	٧	All Inputs		
ViK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	VCC = MIN, IIN =-18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		V	VCC = MIN, IOH = MAX, VIN		
*UH	Cotput High Voltage	74	2.7	3.5		٧	or VIL per Truth Table	Table	
		54,74	1	0.25	0.4	٧	IOL = 4.0 mA VCC = VCC M		
VOL	Output LOW Voltage	74		0.35	, Q.5	٧	1 <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table	
			1		20	μΑ	VCC = MAX. V	N = 2.7 V	
łн <u>.</u>	Input HIGH Current				0.1	mA	VCC = MAX, VIN = 7.0 V		
կլ	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current		-20		-100	mA	VCC = MAX		
lcc	Power Supply Current	Power Supply Current			10	mA	VCC = MAX		

## AC CHARACTERISTICS: TA = 25°C

CVMBO	DARAMETER	LEVEL OF	L	LIMITS		LIMITO	TEST
SYMBOL	PARAMETER	DELAY	MIN	TYP	MAX	UNITS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address to Output	2 2		13 27	20 41	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address to Output	3 3		18 26	27 39	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay E <sub>1</sub> or E <sub>2</sub> Enable to Output	2 2		12 21	18 32	ns	CL = 15 pF
<sup>†</sup> PLH <sup>†</sup> PHL	Propagation Delay E3 Enable to Output	3 3		17 25	26 38	ns	

## AC WAVEFORMS




Fig. 1




Fig. 2



ESCRIPTION — The SN54LS/74LS682, 684, 688 are 8-bit magnide comparators. These device types are designed to perform amparisons between two eight-bit binary or BCD words. All evice types provide  $\overline{P=Q}$  outputs and the LS682 and LS684 have  $>\overline{Q}$  outputs also.

he LS682, LS684 and LS688 are totem pole devices. The LS682 as a 20 k $\Omega$  pullup resistor on the Q inputs for analog or switch late

TYPE	P=Q P>Q OUTPUT OUTPUT ENABLE CONFIGURAT		OUTPUT CONFIGURATION	PULLUP	
LS682	yes	yes	no	tatem-pole	yes
LS683	yes	yes	no	open-collector	yes
LS684	yes	yes	по	totem-pole	no
LS685	yes	yes	no	open-collector	no
LS686	yes	yes	yes	totem-pole	DO
LS687	yes	yes	yes	open-collector	no
LS688	yes	no	yes	totem-pole	no
LS689	yes	no	yes	open-collector	no

# SN54/74LS682 SN54/74LS684 SN54/74LS688

# 8-BIT MAGNITUDE COMPARATORS

LOW POWER SCHOTTKY

#### **FUNCTION TABLE**

	INPUTS	OUTPUTS			
DATA	ENAB	LES			
P, Q	G, G₹	G2	P=Q	P>Q	
P = Q	L	L	L	н	
P > Q	L	L	н	L	
P < Q	L	L	н	н	
X	Н	н	H	н	

H = high level, L = low level, X = irrelevant

#### CONNECTION DIAGRAMS (TOP VIEW) SN54LS/74LS688 SN54LS/74LS682/684 P>0 1 20 VCC 20 Vcc 19 P= Q 19 P=0 PO 18 07 00 18 07 16 Q6 Q5 14 05 13 12 04 Q3 9 12 04 111 P4 GND 10 GND 10 J Suffix -- Case 732-03 (Ceramic) N Suffix - Case 738-03 (Plastic)


## SN54/74LS682 • SN54/74LS684 • SN54/74LS688

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER	Į.	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			12 24	mΑ

SYMBOL	DADAMETER	PARAMETER LIMIT:		LIMITS		UNITS	TEST	TEST CONDITIONS	
31141501	PANAMETER			TYP	MAX	UNITS	1251 CONDITIONS		
VIH.	Input HIGH Voltage		2.0			V	Guaranteed Ir All Inputs	put HIGH Voltage for	
	1	54			0.7			put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	1 '	All Inputs		
V <sub>IK</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	VCC = MIN. I	N = -18 mA	
		54	2.5	3.5		V	VCC = MIN, IOH = MAX, VIN = \		
Voн	Output HIGH Voltage	. 74	2.7	3.5		V	or V <sub>IL</sub> per Tru	th Table	
		54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	VCC = VCC MIN.	
VOT.	Output LOW Voltage	74		0.35	0.5	V	IOL = 24 mA VIN = VIL or VII per Truth Table		
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V		
ŀн	Input HIGH Current	LS682-Q Inputs			0.1	mA			
		Others			0.1	mA	VCC = MAX,	V <sub>IN</sub> = 7.0 V	
IIL.	Input LOW Current	LS682-Q Inputs			-0.4	mA	V <sub>CC</sub> = MAX,	Vin = 0.4 V	
		Others			-0.2	mA	1 vcc- in:x: vik - 0.4 v		
los	Short Circuit Current		-30		-130	mA	VCC = MAX		
		LS682			70	mA			
lcc	Power Supply Current	LS684			65	mA	V <sub>CC</sub> = MAX		
		LS688		T	65	mA	100 - 1100		

## **LOGIC DIAGRAMS**



SN54LS/74LS682 thru LS684

SN54LS/74LS688

## SN54/74LS682 • SN54/74LS684 • SN54/74LS688

## AC CHARACTERISTICS: TA = 25°C

## SN54LS/74LS682

SYMBOL	PARAMETER		UMITS		UNITS	TEST COMPUTIONS
3141001	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
ሞLH ሞዘL	Propagation Delay, P to P = Q		13 15	25 25	ns	
<del>የ</del> LH የ <del>P</del> HL	Propagation Delay, Q to P = Q		14 15	25 25	ns	V <sub>CC</sub> = 5.0 V
ኒ ኒ	Propagation Delay, P to P > Q		20 15	30 30	ns	$C_L = 45 \text{ pF}$ $R_L = 667 \Omega$
ቱ ነው ነው	Propagation Delay, Q to P>Q	1	"21 19	30 30	ns	•

## SN54LS/74LS684

SYMBOL	PARAMETER	LIMITS			UNITS	TOT CONDITIONS 1	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	Propagation Delay, P to $\overrightarrow{P} = \overrightarrow{Q}$		15 17	25 25	ns		
tPLH tPHL	Propagation Delay, $Q$ to $P = Q$		16 15	25 25	ns	V <sub>CC</sub> = 5.0 V C <sub>I</sub> = 45 pF	
tPLH tPHL	Propagation Delay, P to P>Q		22 17	30 30	ns	CL = 45 pr RL = 667 Ω	
<sup>†</sup> PLH <sup>†</sup> PHL	Propagation Delay, Q to P > Q		24 20	30 30	ns		

## SN54LS/74LS688

SYMBOL	PARAMETER	UMITS			LIMITO	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
ФLH ФHL	Propagation Delay, P to $\overline{P} = \overline{Q}$		12 17	18 23	ns -	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 45 pF R <sub>L</sub> = 667 Ω
tPLH tPHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		12 17	18 23	ns	
IPLH IPHL	Propagation Delay, $\overline{G}$ , $\overline{G1}$ to $\overline{P} = \overline{Q}$		12 13	18 20	ns	

P. C. S. C. A. K. A. A. N. Universitas Sauces Widya Mandala S. F. S. A. B. A. Y. A.

## **BIODATA**

Nama

: KOESMIADJI SARTONO

Nrp

: 5103096027

Nirm

: 96.7.003.31073.44912

Tempat/tanggal lahir: SURABAYA / 24 APRIL 1977

Agama

: KRISTEN

Alamat

: KETABANG NGEMPLAK 20

**SURABAYA** 

## Riwayat Pendidikan:

- 1. LUKUS SD YPK KETABANG KALI SURABAYA TAHUN 1990
- 2. LULUS SMPK DAPENA 1 SURABAYA TAHUN 1993
- 3. LULUS SMAK DAPENA 1 SURABAYA TAHUN 1996
- 4. LULUS SARJANA FAKULTAS TEKNIK JURUSAN TEKNIK UNIVERSITAS KATOLIK WIDYA MANDALA ELEKTRO **SURABAYA TAHUN 2001**