

LAMPIRAN

```

uses crt,dos;
const adc=$300;
      dac=$301;
      TX = $3F8;
      RX = $3F8;
      LCR = $3FB;
      MSB = $3F9;
      LSB = $3F8;
      IER = $3F9;
      LSR = $3FD;
      MCR = $3FC;
      IIR = $3FA;
      AOO = $20;
      AO1 = $21;

```

```

var n,gd,gm:integer;
    temp,temp1,level_trig:byte;
    cadangan:pointer;
    tombol:char;
    IntOC_Save : Pointer;    { Interrupt Service Routine IRQ4 }
    pass,i, data : byte;
    regs : registers;
    pass_ok:boolean;
    data1,temp2,data2:byte;
    t1,t2,t3,t4,t5,t6,t7,t8,t11,t21,t31,t41,t51,t61,t71,t81:byte;
    d1,d2,d3,d4,d5,d6,d7,d8,d11,d21,d31,d41,d51,d61,d71,d81:byte;

```

```

Procedure Intr_Com; interrupt;
Begin
  data:=port[Rx];    { Baca buffer RX }
  d1:=data and $01;
  d2:=data and $02;
  d3:=data and $04;
  d4:=data and $08;
  d5:=data and $10;
  d6:=data and $20;
  d7:=data and $40;
  d8:=data and $80;
  if pass_ok then begin
    d11:=d1;
    d21:=d2 * 8;
    d31:=d3 * 8;
    d41:=d4 div 4;
    d51:=d5 * 4;
    d61:=d6 div 4;

```

```

    d71:=d7 * 2;
    d81:=d8 div 32;
    data2:=d11+d21+d31+d41+d51+d61+d71+d81;end;
    port[dac]:=data2; {data scramble masuk speaker}

    port[$20]:=$21; {End of Interrupt}
    End;

Procedure Open_Com;
Var dummy : byte;
Begin
    GetIntvec($0C,IntOC_save);
    SetIntVec($0C,Addr(Intr_Com));
    PORT[LCR]:=128;
    PORT[MSB]:=0;
    PORT[LSB]:=1;
    PORT[LCR]:=7;
    PORT[IER]:=1;
    PORT[AO1]:=32;
    PORT[LSR]:=0;
    PORT[MCR]:=$F;

    dummy:=port[Rx]; { Kosongkan Rx buffer }
    port[$21]:=port[$21] and $EF { Enable IRQ4 }
end;

Procedure Close_Com;
Begin port[$21]:=port[$21] or $10; { Disable IRQ4 }
    port[IER]:=$00; { Enable Interrupt saat ada data Rx }
    SetIntvec($0C, IntOC_save);
end;

procedure bacaadc; interrupt;
begin
    temp:=port[adc]; {data awal}
    port[adc]:=$ff;
    t1:=temp and $01;
    t2:=temp and $02;
    t3:=temp and $04;
    t4:=temp and $08;
    t5:=temp and $10;
    t6:=temp and $20;
    t7:=temp and $40;
    t8:=temp and $80;
    t11:=t1;
    t21:=t2*4;

```

```

t31:=t3*32;
t41:=t4*4;
t51:=t5 div 8;
t61:=t6 div 8;
t71:=t7 div 4;
t81:=t8 div 2;
temp1:=t11+t21+t31+t41+t51+t61+t71+t81;
port[Tx]:= temp1;    {data yang discrambler masuk port tx}
port[$20]:=$20;
end;

```

```

procedure tulis;
begin
textcolor(9+blink);
gotoxy(29,5);write('DIGITAL VOICE SCRAMBLER');
textcolor(9);
gotoxy(39,7);write('By : ');
gotoxy(34,8);write('ANDRYAN NJOTO');
gotoxy(36,9);write('5103096014');
end;

```

```

procedure tulis1;
begin
textcolor(10);
gotoxy(34,14);write('PILIHAN TOMBOL');
gotoxy(16,16);write('1. Tekan tombol S untuk mendengar data scrambler');
gotoxy(16,17);write('2. Tekan tombol U untuk mendengar data unscrambler');
gotoxy(16,18);write('3. Tekan tombol Esc untuk keluar');
end;


```

```

begin
clrscr;
tulis;
tulis1;
Open_Com;
pass_ok:=true;
getintvec($d,cadangan);
setintvec($d,@bacaadc);
port[$21]:=port[$21] and $df;
port[adc]:=$ff;                {pancingan}
n:=0;
level_trig:=128;
repeat
{write(TEMP:4);}
delay(10);
tombol:=#0;

```

```
if keypressed then tombol:=readkey;
if tombol='u' then pass_ok:=true;    {kode untuk membuka scramble betul}
if tombol='s' then pass_ok:=false;  {kode untuk membuka scramble salah}
until tombol=#27;
setintvec($0d,cadangan);
Close_Com;
end.
```

RA-VEKAHAN ADC '804 - DAC '808			
Size	Number	Revision	
B	1	1	
File	RA-VEKAHAN ADC '804 - DAC '808	Sheet	3
RA-VEKAHAN ADC '804 - DAC '808			

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 8-Bit μ P Compatible A/D Converters

General Description

The ADC0801, ADC0802, ADC0803, ADC0804 and ADC0805 are CMOS 8-bit successive approximation A/D converters that use a differential potentiometric ladder — similar to the 256R products. These converters are designed to allow operation with the NSC800 and INS8080A derivative control bus with TRI-STATE® output latches directly driving the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor and no interfacing logic is needed.

Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features

- Compatible with 8080 μ P derivatives — no interfacing logic needed - access time - 135 ns
- Easy interface to all microprocessors, or operates "stand alone"


- Differential analog voltage inputs
- Logic inputs and outputs meet both MOS and TTL voltage level specifications
- Works with 2.5V (LM336) voltage reference
- On-chip clock generator
- 0V to 5V analog input voltage range with single 5V supply
- No zero adjust required
- 0.3" standard width 20-pin DIP package
- 20-pin molded chip carrier or small outline package
- Operates ratiometrically or with 5 V_{DC} , 2.5 V_{DC} , or analog span adjusted voltage reference

Key Specifications

- Resolution 8 bits
- Total error $\pm 1/4$ LSB, $\pm 1/2$ LSB and ± 1 LSB
- Conversion time 100 μ s

Connection Diagram

ADC080X
Dual-In-Line and Small Outline (SO) Packages



DS006671-30

See Ordering Information

Ordering Information

TEMP RANGE		0°C TO 70°C	0°C TO 70°C	-40°C TO +85°C
ERROR	$\pm 1/4$ Bit Adjusted	ADC0802LCWM		ADC0801LCN
	$\pm 1/2$ Bit Unadjusted			ADC0802LCN
	$\pm 1/2$ Bit Adjusted	ADC0804LCWM	ADC0804LCN	ADC0803LCN
	± 1 Bit Unadjusted			ADC0805LCN/ADC0804LCJ
PACKAGE OUTLINE		M20B — Small Outline	N20A — Molded DIP	

TRI STATE® is a registered trademark of National Semiconductor Corp.
Z-80® is a registered trademark of Zilog Corp.



DSO05671-3

www.national.com

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 3)	6.5V
Voltage	
Logic Control Inputs	-0.3V to +18V
At Other Input and Outputs	-0.3V to ($V_{CC}+0.3V$)
Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
Surface Mount Package	
Vapor Phase (60 seconds)	215°C

Infrared (15 seconds)	220°C
Storage Temperature Range	-65°C to +150°C
Package Dissipation at $T_A=25^\circ\text{C}$	875 mW
ESD Susceptibility (Note 10)	800V

Operating Ratings (Notes 1, 2)

Temperature Range	$T_{MIN} \leq T_A \leq T_{MAX}$
ADC0804LCJ	-40°C $\leq T_A \leq$ +85°C
ADC0801/02/03/05LCN	-40°C $\leq T_A \leq$ +85°C
ADC0804LCN	0°C $\leq T_A \leq$ +70°C
ADC0802/04LCWM	0°C $\leq T_A \leq$ +70°C
Range of V_{CC}	4.5 V_{DC} to 6.3 V_{DC}

Electrical Characteristics


The following specifications apply for $V_{CC}=5 V_{DC}$, $T_{MIN} \leq T_A \leq T_{MAX}$ and $f_{CLK}=640$ kHz unless otherwise specified.

Parameter	Conditions	Min	Typ	Max	Units
ADC0801: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm 1/4$	LSB
ADC0802: Total Unadjusted Error (Note 8)	$V_{REF}/2=2.500 V_{DC}$			$\pm 1/2$	LSB
ADC0803: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm 1/2$	LSB
ADC0804: Total Unadjusted Error (Note 8)	$V_{REF}/2=2.500 V_{DC}$			± 1	LSB
ADC0805: Total Unadjusted Error (Note 8)	$V_{REF}/2$ -No Connection			± 1	LSB
$V_{REF}/2$ Input Resistance (Pin 9)	ADC0801/02/03/05	2.5	8.0		k Ω
	ADC0804 (Note 9)	0.75	1.1		k Ω
Analog Input Voltage Range	(Note 4) $V(+)$ or $V(-)$	Grnd-0.05		$V_{CC}+0.05$	V_{DC}
DC Common-Mode Error	Over Analog Input Voltage Range		$\pm 1/16$	$\pm 1/8$	LSB
Power Supply Sensitivity	$V_{CC}=5 V_{DC} \pm 10\%$ Over Allowed $V_{IN}(+)$ and $V_{IN}(-)$ Voltage Range (Note 4)		$\pm 1/16$	$\pm 1/8$	LSB

AC Electrical Characteristics

The following specifications apply for $V_{CC}=5 V_{DC}$ and $T_{MIN} \leq T_A \leq T_{MAX}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
T_C	Conversion Time	$f_{CLK}=640$ kHz (Note 6)	103		114	μs
T_C	Conversion Time	(Notes 5, 6)	66		73	$1/f_{CLK}$
f_{CLK}	Clock Frequency	$V_{CC}=5V$, (Note 5)	100	640	1460	kHz
	Clock Duty Cycle		40		60	%
CR	Conversion Rate in Free-Running Mode	$\overline{INTR}$ tied to $\overline{WR}$ with $\overline{CS} \neq 0 V_{DC}$, $f_{CLK}=640$ kHz	8770		9708	conv/s
$t_{W(\overline{WR})L}$	Width of $\overline{WR}$ Input (Start Pulse Width)	$\overline{CS} \neq 0 V_{DC}$ (Note 7)	100			ns
t_{ACC}	Access Time (Delay from Falling Edge of $\overline{RD}$ to Output Data Valid)	$C_L=100$ pF		135	200	ns
t_{TH}, t_{OH}	TRI-STATE Control (Delay from Rising Edge of $\overline{RD}$ to Hi-Z State)	$C_L=10$ pF, $R_L=10k$ (See TRI-STATE Test Circuits)		125	200	ns
t_{WH}, t_{RI}	Delay from Falling Edge of $\overline{WR}$ or $\overline{RD}$ to Reset of $\overline{INTR}$			300	450	ns
C_{IN}	Input Capacitance of Logic Control Inputs			5	7.5	pF



AC Electrical Characteristics (Continued)

The following specifications apply for $V_{CC}=5\text{ V}_{DC}$ and $T_{MIN}\leq T_A\leq T_{MAX}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
C_{OUT}	TRI-STATE Output Capacitance (Data Buffers)			5	7.5	pF
CONTROL INPUTS [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]						
$V_{IN}(1)$	Logical "1" Input Voltage (Except Pin 4 CLK IN)	$V_{CC}=5.25\text{ V}_{DC}$	2.0		15	V_{DC}
$V_{IN}(0)$	Logical "0" Input Voltage (Except Pin 4 CLK IN)	$V_{CC}=4.75\text{ V}_{DC}$			0.8	V_{DC}
$I_{IN}(1)$	Logical "1" Input Current (All Inputs)	$V_{IN}=5\text{ V}_{DC}$		0.005	1	μA_{DC}
$I_{IN}(0)$	Logical "0" Input Current (All Inputs)	$V_{IN}=0\text{ V}_{DC}$	-1	-0.005		μA_{DC}
CLOCK IN AND CLOCK R						
V_{T+}	CLK IN (Pin 4) Positive Going Threshold Voltage		2.7	3.1	3.5	V_{DC}
V_{T-}	CLK IN (Pin 4) Negative Going Threshold Voltage		1.5	1.8	2.1	V_{DC}
V_H	CLK IN (Pin 4) Hysteresis (V_{T+})-(V _{T-})		0.6	1.3	2.0	V_{DC}
$V_{OUT}(0)$	Logical "0" CLK R Output Voltage	$I_O=360\text{ }\mu A$ $V_{CC}=4.75\text{ V}_{DC}$			0.4	V_{DC}
$V_{OUT}(1)$	Logical "1" CLK R Output Voltage	$I_O=-360\text{ }\mu A$ $V_{CC}=4.75\text{ V}_{DC}$	2.4			V_{DC}
DATA OUTPUTS AND INTR						
$V_{OUT}(0)$	Logical "0" Output Voltage Data Outputs	$I_{OUT}=1.6\text{ mA}$, $V_{CC}=4.75\text{ V}_{DC}$			0.4	V_{DC}
	INTR Output	$I_{OUT}=1.0\text{ mA}$, $V_{CC}=4.75\text{ V}_{DC}$			0.4	V_{DC}
$V_{OUT}(1)$	Logical "1" Output Voltage	$I_O=-360\text{ }\mu A$, $V_{CC}=4.75\text{ V}_{DC}$	2.4			V_{DC}
$V_{OUT}(1)$	Logical "1" Output Voltage	$I_O=-10\text{ }\mu A$, $V_{CC}=4.75\text{ V}_{DC}$	4.5			V_{DC}
I_{OUT}	TRI-STATE Disabled Output Leakage (All Data Buffers)	$V_{OUT}=0\text{ V}_{DC}$ $V_{OUT}=5\text{ V}_{DC}$	-3		3	μA_{DC}
I_{SOURCE}		V_{OUT} Short to Gnd, $T_A=25^\circ C$	4.5	6		mA_{DC}
I_{SINK}		V_{OUT} Short to V_{CC} , $T_A=25^\circ C$	9.0	16		mA_{DC}
POWER SUPPLY						
I_{CC}	Supply Current (Includes Ladder Current)	$f_{CLK}=640\text{ kHz}$, $V_{REF}/2=NC$, $T_A=25^\circ C$ and $\overline{CS}=5V$				
	ADC0801/02/03/04LCJ/05			1.1	1.8	mA
	ADC0804LCN/LCWM			1.9	2.5	mA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to Gnd, unless otherwise specified. The separate A Gnd point should always be wired to the D Gnd.

Note 3: A zener diode exists, internally, from V_{CC} to Gnd and has a typical breakdown voltage of 7 V_{DC} .

Note 4: For $V_{IN}(-)\geq V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see block diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 5: Accuracy is guaranteed at $f_{CLK}=640\text{ kHz}$. At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275 ns.

Note 6: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 4 and section 2.0.

AC Electrical Characteristics (Continued)

Note 7: The $\overline{CS}$ input is assumed to bracket the $\overline{WR}$ strobe input and therefore timing is dependent on the $\overline{WR}$ pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the $\overline{WR}$ pulse (see timing diagrams).


Note 8: None of these A/Ds requires a zero adjust (see section 2.5.1). To obtain zero code at other analog input voltages see section 2.5 and Figure 7.

Note 9: The $V_{REF/2}$ pin is the center point of a two-resistor divider connected from V_{CC} to ground. In all versions of the ADC0801, ADC0802, ADC0803, and ADC0805, and in the ADC0804LCJ, each resistor is typically 16 k Ω . In all versions of the ADC0804 except the ADC0804LCJ, each resistor is typically 2.2 k Ω .


Note 10: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Typical Performance Characteristics


Logic Input Threshold Voltage vs. Supply Voltage




Delay From Falling Edge of RD to Output Data Valid vs. Load Capacitance




CLK IN Schmitt Trip Levels vs. Supply Voltage




f_{CLK} vs. Clock Capacitor




Full-Scale Error vs Conversion Time




Effect of Unadjusted Offset Error vs. V_{REF/2} Voltage




Output Current vs Temperature




Power Supply Current vs Temperature (Note 9)



Linearity Error at Low V_{REF/2} Voltages





OS006671-20

Note 17: Pin 23 of the INS8228 must be tied to +12V through a 1 k Ω resistor to generate the RST 7 instruction when an interrupt is acknowledged as required by the accompanying sample program.

FIGURE 12. ADC0801_INS8080A CPU Interface

DAC0808 8-Bit D/A Converter

General Description


The DAC0808 is an 8-bit monolithic digital-to-analog converter (DAC) featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with $\pm 5V$ supplies. No reference current (I_{REF}) trimming is required for most applications since the full scale output current is typically ± 1 LSB of $255 I_{REF}/256$. Relative accuracies of better than $\pm 0.19\%$ assure 8-bit monotonicity and linearity while zero level output current of less than $4 \mu A$ provides 8-bit zero accuracy for $I_{REF} \geq 2$ mA. The power supply currents of the DAC0808 is independent of bit codes, and exhibits essentially constant device characteristics over the entire supply voltage range.

The DAC0808 will interface directly with popular TTL, DTL or CMOS logic levels, and is a direct replacement for the MC1508/MC1408. For higher speed applications, see DAC0800 data sheet.

Features


- Relative accuracy: $\pm 0.19\%$ error maximum
- Full scale current match: ± 1 LSB typ
- Fast settling time: 150 ns typ
- Noninverting digital inputs are TTL and CMOS compatible
- High speed multiplying input slew rate: 8 mA/ μs
- Power supply voltage range: $\pm 4.5V$ to $\pm 18V$
- Low power consumption: 33 mW @ $\pm 5V$

Block and Connection Diagrams



DS005687-1


Dual-In-Line Package



DS005687-2

Top View
Order Number DAC0808
See NS Package M16A or N16A

Block and Connection Diagrams (Continued)



Ordering Information

ACCURACY	OPERATING TEMPERATURE RANGE	N PACKAGE (N16A) (Note 1)		SO PACKAGE (M16A)
		DAC0808LCN	MC1408P8	DAC0808LCM
8-bit	$0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$			

Note 1: Devices may be ordered by using either order number.

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage

V_{CC}	+18 V_{DC}
V_{EE}	-18 V_{DC}

Digital Input Voltage, V_5 - V_{12} -10 V_{DC} to +18 V_{DC}

Applied Output Voltage, V_O -11 V_{DC} to +18 V_{DC}

Reference Current, I_{14} 5 mA

Reference Amplifier Inputs, V_{14} , V_{15} V_{CC} , V_{EE}

Power Dissipation (Note 4) 1000 mW

ESD Susceptibility (Note 5) TBD

Storage Temperature Range

-65°C to +150°C

Lead Temp. (Soldering, 10 seconds)

Dual-In-Line Package (Plastic) 260°C

Dual-In-Line Package (Ceramic) 300°C

Surface Mount Package

Vapor Phase (60 seconds) 215°C

Infrared (15 seconds) 220°C

Operating Ratings

Temperature Range

$T_{MIN} \leq T_A \leq T_{MAX}$

DAC0808

$0 \leq T_A \leq +75^\circ\text{C}$

Electrical Characteristics

($V_{CC} = 5V$, $V_{EE} = -15 V_{DC}$, $V_{REF}/R_{14} = 2 \text{ mA}$, and all digital inputs at high logic level unless otherwise noted.)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
E_r	Relative Accuracy (Error Relative to Full Scale I_O) DAC0808LC (LM1408-8)	(Figure 4)				%
	Settling Time to Within 1/2 LSB (Includes t_{PLH})	$T_A = 25^\circ\text{C}$ (Note 7), (Figure 5)		150		ns
t_{PLH} , t_{PHL}	Propagation Delay Time	$T_A = 25^\circ\text{C}$, (Figure 5)		30	100	ns
TCI_O	Output Full Scale Current Drift			± 20		ppm/°C
MSB	Digital Input Logic Levels	(Figure 3)				
V_{IH}	High Level, Logic "1"		2			V_{DC}
V_{IL}	Low Level, Logic "0"				0.8	V_{DC}
MSB	Digital Input Current	(Figure 3)				
	High Level	$V_{IH} = 5V$		0	0.040	mA
	Low Level	$V_{IL} = 0.8V$		-0.003	-0.8	mA
I_{15}	Reference Input Bias Current	(Figure 3)		-1	-3	μA
	Output Current Range	(Figure 3)				
		$V_{EE} = -5V$	0	2.0	2.1	mA
		$V_{EE} = -15V$, $T_A = 25^\circ\text{C}$	0	2.0	4.2	mA
I_O	Output Current	$V_{REF} = 2.000V$, $R_{14} = 1000\Omega$, (Figure 3)	1.9	1.99	2.1	mA
	Output Current, All Bits Low	(Figure 3)		0	4	μA
	Output Voltage Compliance (Note 3)	$E_r \leq 0.19\%$, $T_A = 25^\circ\text{C}$				
	$V_{EE} = -5V$, $I_{REF} = 1 \text{ mA}$				-0.55, +0.4	V_{DC}
	V_{EE} Below -10V				-5.0, +0.4	V_{DC}
SRI_{REF}	Reference Current Slew Rate	(Figure 6)	4	8		mA/ μs
	Output Current Power Supply Sensitivity	$-5V \leq V_{EE} \leq -16.5V$		0.05	2.7	$\mu\text{A/V}$
	Power Supply Current (All Bits Low)	(Figure 3)				
I_{CC}				2.3	22	mA
I_{EE}				-4.3	-13	mA
V_{CC}	Power Supply Voltage Range	$T_A = 25^\circ\text{C}$, (Figure 3)	4.5	5.0	5.5	V_{DC}
V_{EE}			-4.5	-15	-16.5	V_{DC}
	Power Dissipation					

Electrical Characteristics (Continued)

(V_{CC} = 5V, V_{EE} = -15V, V_{REF}/R14 = 2 mA, and all digital inputs at high logic level unless otherwise noted.)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	All Bits Low	V _{CC} = 5V, V _{EE} = -5V		33	170	mW
		V _{CC} = 5V, V _{EE} = -15V		106	305	mW
	All Bits High	V _{CC} = 15V, V _{EE} = -5V		90		mW
		V _{CC} = 15V, V _{EE} = -15V		160		mW

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 3: Range control is not required.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation at any temperature is P_D = (T_{JMAX} - T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, T_{JMAX} = 125°C, and the typical junction-to-ambient thermal resistance of the dual-in-line J package when the board mounted is 100°C/W. For the dual-in-line N package, this number increases to 175°C/W and for the small outline M package this number is 100°C/W.

Note 5: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Note 6: All current switches are tested to guarantee at least 50% of rated current.

Note 7: All bits switched.

Note 8: Pin-out numbers for the DAL080X represent the dual-in-line package. The small outline package pinout differs from the dual-in-line package.

Typical Application





FIGURE 1. +10V Output Digital to Analog Converter (Note 8)


Typical Performance Characteristics V_{CC} = 5V, V_{EE} = -15V, T_A = 25°C, unless otherwise noted

Logic Input Current vs Input Voltage




DS000687-14

Bit Transfer Characteristics




DS000687-15

Logic Threshold Voltage vs Temperature



DS000687-16

Test Circuits



DS006687-6

V_i and I_1 apply to inputs A1–A8.

The resistor tied to pin 15 is to temperature compensate the bias current and may not be necessary for all applications.


$$I_O = K \left(\frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \frac{A_4}{16} + \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right)$$

$$\text{where } K = \frac{V_{REF}}{R_{14}}$$

and $A_N = "1"$ if A_N is at high level

$A_N = "0"$ if A_N is at low level

FIGURE 3. Notation Definitions Test Circuit (Note 8)



DS006687-7

FIGURE 4. Relative Accuracy Test Circuit (Note 8)

LF351 Wide Bandwidth JFET Input Operational Amplifier

General Description

The LF351 is a low cost high speed JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II™ technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF351 is pin compatible with the standard LM741 and uses the same offset voltage adjustment circuitry. This feature allows designers to immediately upgrade the overall performance of existing LM741 designs.


The LF351 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift, but for applications where these requirements are critical, the LF356 is recommended. If maximum supply

current is important, however, the LF351 is the better choice.

Features


- Internally trimmed offset voltage 10 mV
- Low input bias current 50 pA
- Low input noise voltage 25 nV/√Hz
- Low input noise current 0.01 pA/√Hz
- Wide gain bandwidth 4 MHz
- High slew rate 13 V/μs
- Low supply current 1.8 mA
- High input impedance 10¹²Ω
- Low total harmonic distortion $A_V = 10$, < 0.02%
- $R_L = 10k$, $V_O = 20$ Vp-p, BW = 20 Hz–20 kHz
- Low 1/f noise corner 50 Hz
- Fast settling time to 0.01% 2 μs

Typical Connection




TL/H/5648-11

Simplified Schematic



TL/H/5648-12

Connection Diagrams



TL/H/5648-13

Order Number LF351M or LF351N
See NS Package Number M08A or N08E

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	±18V
Power Dissipation (Notes 1 and 6)	670 mW
Operating Temperature Range	0°C to +70°C
T _J (MAX)	115°C
Differential Input Voltage	±30V
Input Voltage Range (Note 2)	±15V
Output Short Circuit Duration	Continuous
Storage Temperature Range	−65°C to +150°C
Lead Temp. (Soldering, 10 sec.)	
Metal Can	300°C
DIP	260°C

θ_{JA}

N Package	120°C/W
M Package	TBD

Soldering Information

Dual-In-Line Package	
Soldering (10 sec.)	260°C
Small Outline Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

ESD rating to be determined.

DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	LF351			Units
			Min	Typ	Max	
V _{OS}	Input Offset Voltage	R _S = 10 k Ω , T _A = 25°C Over Temperature		5	10 13	mV mV
$\Delta V_{OS}/\Delta T$	Average TC of Input Offset Voltage	R _S = 10 k Ω		10		$\mu V/^{\circ}C$
I _{OS}	Input Offset Current	T _J = 25°C, (Notes 3, 4) T _J $\leq$ 70°C		25	100 4	pA nA
I _B	Input Bias Current	T _J = 25°C, (Notes 3, 4) T _J $\leq$ $\pm 70^{\circ}C$		50	200 8	pA nA
R _{IN}	Input Resistance	T _J = 25°C		10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	V _S = $\pm 15V$, T _A = 25°C V _O = $\pm 10V$, R _L = 2 k Ω Over Temperature	25 15	100		V/mV V/mV
V _O	Output Voltage Swing	V _S = $\pm 15V$, R _L = 10 k Ω	+12	± 13.5		V
V _{CM}	Input Common-Mode Voltage Range	V _S = $\pm 15V$	± 11	+15 −12		V V
CMRR	Common-Mode Rejection Ratio	R _S $\leq$ 10 k Ω	70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 5)	70	100		dB
I _S	Supply Current			1.8	3.4	mA

AC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	LF351			Units
			Min	Typ	Max	
SR	Slew Rate	$V_S = \pm 15V, T_A = 25^\circ C$		13		V/ μs
GBW	Gain Bandwidth Product	$V_S = \pm 15V, T_A = 25^\circ C$		4		MHz
e_n	Equivalent Input Noise Voltage	$T_A = 25^\circ C, R_S = 100\Omega, f = 1000 \text{ Hz}$		25		nV/ $\sqrt{Hz}$
i_n	Equivalent Input Noise Current	$T_J = 25^\circ C, f = 1000 \text{ Hz}$		0.01		pA/ $\sqrt{Hz}$

Note 1: For operating at elevated temperature, the device must be derated based on the thermal resistance, θ_{JA} .

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: These specifications apply for $V_S = \pm 15V$ and $0^\circ C \leq T_A \leq 70^\circ C$. V_{OS} , I_B and I_{OS} are measured at $V_{CM} = 0$.

Note 4: The input bias currents are junction leakage currents which approximately double for every $10^\circ C$ increase in the junction temperature, T_J . Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_J = T_A + \theta_{JA} P_D$ where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 5: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. From $\pm 15V$ to $\pm 5V$.

Note 6: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

TL081, TL081A, TL081B, TL082, TL082A, TL082B TL082Y, TL084, TL084A, TL084B, TL084Y JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS081E – FEBRUARY 1977 – REVISED FEBRUARY 1999


- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion . . . 0.003% Typ
- High Input Impedance . . . JFET-Input Stage
- Latch-Up-Free Operation
- High Slew Rate . . . 13 V/ μ s Typ
- Common-Mode Input Voltage Range Includes V_{CC+}

description

The TL08x JFET-input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient. Offset adjustment and external compensation options are available within the TL08x family.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from –40°C to 85°C. The Q-suffix devices are characterized for operation from –40°C to 125°C. The M-suffix devices are characterized for operation over the full military temperature range of –55°C to 125°C.

symbols



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.









PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E – FEBRUARY 1977 – REVISED FEBRUARY 1999



NC – No internal connection



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54HC688, SN74HC688
8-BIT IDENTITY COMPARATORS

SCLS010B – DECEMBER 1982 – REVISED MAY 1997

- Compare Two 8-Bit Words
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These identity comparators perform comparisons of two 8-bit binary or BCD words. An output-enable ($\overline{OE}$) input may be used to force the output to the high level.

The SN54HC688 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC688 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	$\overline{OE}$	$\overline{P = Q}$
P = Q	L	L
P > Q	X	H
P < Q	X	H
X	H	H

SN54HC688 . . . J OR W PACKAGE
SN74HC688 . . . DW OR N PACKAGE
(TOP VIEW)



SN54HC688 . . . FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54HC688, SN74HC688
8-BIT IDENTITY COMPARATORS


SCLS010B – DECEMBER 1982 – REVISED MAY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V_{CC}	−0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V_{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	97°C/W
N package	67°C/W
Storage temperature range, T_{stg}	−65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			SN54HC688			SN74HC688			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage		2	5	6	2	5	6	V
V _{IH}	High-level input voltage	V _{CC} = 2 V	1.5			1.5			V
		V _{CC} = 4.5 V	3.15			3.15			
		V _{CC} = 6 V	4.2			4.2			
V _{IL}	Low-level input voltage	V _{CC} = 2 V	0			0			V
		V _{CC} = 4.5 V	0			1.35			
		V _{CC} = 6 V	0			1.8			
V _I	Input voltage		0			V _{CC}			V
V _O	Output voltage		0			V _{CC}			V
t _t	Input transition (rise and fall) time	V _{CC} = 2 V	0			1000			ns
		V _{CC} = 4.5 V	0			500			
		V _{CC} = 6 V	0			400			
T _A	Operating free-air temperature		−55			125			°C

SN54HC688, SN74HC688
8-BIT IDENTITY COMPARATORS

SCLS010B – DECEMBER 1982 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		VCC	TA = 25°C			SN54HC688		SN74HC688		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
VOH	VI = VIH or VIL	IOH = -20 µA	2 V	1.9	1.998		1.9		1.9		V
			4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
		IOH = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		IOH = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
VOL	VI = VIH or VIL	IOL = 20 µA	2 V		0.002	0.1		0.1		0.1	V
			4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
		IOL = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		IOL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
Ii	VI = VCC or 0		6 V		±0.1	±100		±1000		±1000	nA
ICC	VI = VCC or 0, IO = 0		6 V			8		160		80	µA
CI			2 V to 6 V		3	10		10		10	pF


switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	TA = 25°C			SN54HC688		SN74HC688		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tpd	P or Q	$\overline{P = Q}$	2 V		113	210		313		265	ns
			4.5 V		30	42		63		53	
			6 V		24	36		53		45	
	$\overline{OE}$	$\overline{P = Q}$	2 V		66	120		179		151	
			4.5 V		16	24		36		30	
			6 V		14	20		30		26	
tt		Any	2 V		38	75		110		95	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	

operating characteristics, TA = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load	40	pF

BIODATA



Nama : Andryan Njoto
NRP : 5103096014
NIRM : 96.7.003.31073.44903
Tempat / tanggal lahir : Pasuruan, 8 November 1977
Agama : Kristen
Alamat : Halmahera 46 Pasuruan

Riwayat Pendidikan:

- TK Pancasila Pasuruan, tahun 1982 – 1984
- SD Pancasila Pasuruan, tahun 1984 – 1990
- SMP Pancasila Pasuruan, tahun 1990 – 1993
- SMAK Mgr. Soegijapranata Pasuruan, tahun 1993 – 1996
- Universitas Katolik Widya Mandala Surabaya Jurusan Teknik Elektro
Fakultas Teknik, tahun 1996 – 2002.

