


LAMPIRAN

LAMPIRAN A

RANGKAIAN LENGKAP



LAMPIRAN B

PROGRAM LENGKAP

```
uses crt, four, graph, cgmouse, dos;
const data      = $378;
      status    = data+1;
      control   = data+2;
      ecr       = data+$402;
      pic1      = $20;
      pic2      = $A0;
      jsam      = 8192;
      jsaml1    = 32;
      jx        = 16;
      jn1       = 32;
      jn2       = 32;
      jo        = 5;

type header_structure = record
                        manufact: char;
                        version: char;
                        encoding: char;
                        bpp: char;
                        sx, sy: integer;
                        xmax, ymax: integer;
                        hres, vres: integer;
                        pal: array[1..48]of char;
                        reserve: char;
                        color_pl: char;
                        bpl: integer;
                        pal_type: integer;
                        filler: array[1..58]of char; {58/38}
                        end;
wgh     = record
            w0 : array[1..jn1, 1..jx]of real;
            w1 : array[1..jn2, 1..jn1]of real;
            w2 : array[1..jo, 1..jn2]of real;
            end;
inp     = array [1..jx] of real;
jdat    = array[0..jsam-1]of byte;
jdat1   = array[0..jsaml1-1]of real;
dseg    = array [1..16] of real;

RiffChunk = record
            riff   : longint;      { character "RIFF" }
            total  : longint;      { length of data in chunk }
            wave   : longint;      { character "WAVE" }
            end;
FormatChunk = record
            frmt      : longint;
            always10   : longint;
            always01   : word;
            nChannels : word;
            end;
```

```

nSampleRate      : longint;
nBytesPerSec     : longint;
nBytesPerSample  : word;
nBitsPerSample   : word;
end;
DataChunk = record
  data    : longint;
  ckSize : longint;
end;
Waveheader = record
  header : RiffChunk;
  data   : FormatChunk;
end;

var header: header_structure;
  grDriver, grMode: Integer;
  tom: char;
  posx, posy, incy: integer;
  x   : inp;
  oh1 : array [1..jn1] of real;
  oh2 : array [1..jn2] of real;
  y   : array [1..jo] of real;
  bbt : wgh;
  f1  : file of wgh;
  f2  : file of inp;
  i, j: byte;
  temp: real;
  has : string[6];
  fil: file of jdat;
  fil2: file of dseg;
  xin: dseg;
  din: jdat;
  r1, i1, r2, i2, templ: jdat1;
  ia, ja, ka, na: word;
  selesai: byte;
  oldhandler: pointer;
  header1: waveheader;
  dat: datachunk;
  filwav: file;
  btemp, templa: byte;
  node_error: real;
  nd_err: string[12];

procedure data_in;
begin
  port [ecr]:=port[ecr] or $20;
  port [control]:=port [control] or $20;
  port [control]:=port [control] and $FD;
  port [control]:=port [control] and $FE;
end;

procedure data_out;
begin
  port [ecr]:=port [ecr] and $DF;
  port [control]:=port [control] or $DF;

```

```

port [control]:=port [control] or $01;
port [control]:=port [control] or $02;
end;

procedure aktif_IRQ7;
begin
  port [pic1+1]:=port [pic1+1] and $7F;
  port [control]:=port [control] or $10;
end;

procedure matikan_IRQ7;
begin
  port [pic1+1]:=port [pic1+1] or $80;
  port [control]:=port [control] and $EF;
end;

procedure amb_dat;
interrupt;
begin
  port [control]:=port [control] or $08;
  din[na]:=port [data];
  if na<jsam-1 then inc(na) else selesai:=1;
  port [pic1]:=$20;
  port [control]:=port [control] or $08;
end;

procedure out_suara;
interrupt;
begin
  port [control]:=port [control] or $08;
  if eof(filwav) then selesai:=1 else blockread(filwav, btemp,
sizeof(btemp));
  port [data]:=btemp;
  port [pic1]:=$20;
  port [control]:=port [control] or $08;
end;

procedure mainkan(pa:string);
begin
  selesai:=0;
  templa:=port [control];
  {buka file suara kata pembuka}
  assign(filwav, 'g:\ta\suara\buka_s.wav');
  reset(filwav,1);
  blockread(filwav, header, sizeof(header));
  blockread(filwav, dat, sizeof(dat));
  data_out;
  getintvec($F,oldhandler);
  setintvec($F,@out_suara);
  aktif_IRQ7;
  repeat
  until selesai=1;
  matikan_IRQ7;
  close(filwav);
  port [control]:=port [control] and $FD;
  setintvec($F,oldhandler);

```

```

{buka file suara hasil pengenalan}
selesai:=0;
case pa[1] of
'1': assign(filwav, 'g:\ta\suara\mond1.wav');
'2': assign(filwav, 'g:\ta\suara\mond2.wav');
'3': assign(filwav, 'g:\ta\suara\mond3.wav');
'4': assign(filwav, 'g:\ta\suara\mond4.wav');
'5': assign(filwav, 'g:\ta\suara\mond5.wav');
'6': assign(filwav, 'g:\ta\suara\unknown.wav');
end;
reset(filwav,1);
blockread(filwav, header, sizeof(header));
blockread(filwav, dat, sizeof(dat));
data_out;
getintvec($F,oldhandler);
setintvec($F,@out_suara);
aktif_IRQ7;
repeat
until selesai=1;
matikan_IRQ7;
close(filwav);
port [control]:=port [control] and $FD;
setintvec($F,oldhandler);
port [control]:=templa;
end;

procedure nn_ambil;
begin
  templa:=port [control];
  readln;
  na:=0;
  selesai:=0;
  delay(100);
  data_in;
  getintvec($F,oldhandler);
  setintvec($F,@amb_dat);
  aktif_IRQ7;
  repeat
  until selesai=1;
  matikan_IRQ7;
  setintvec($F, oldhandler);
  assign(fil,'entry.wal');
  rewrite(fil);
  write(fil, din);
  close(fil);
{ubah ke frekwensi domain dengan fft 32 titik}
  ka:=0;
  for ia:=0 to jsam-1 do
  begin
    r1[ka]:=(din[ia]-128)/255;
    i1[ka]:=0;
    r2[ka]:=0;
    i2[ka]:=0;
    inc(ka);
    if (ka mod jsam1) = (jsam1-1) then
    begin

```

```

    fft(jsam1, r1, i1, r2, i2);
    for ka:=0 to jsam1-1 do
        temp1[ka]:=temp1[ka]+sqrt(sqr(r2[ka])+sqr(i2[ka]));
        ka:=0;
    end;
end;
for ka:=0 to jsam1-1 do
begin
    temp1[ka]:=temp1[ka]/(jsam/jsam1);
end;
for ka:=1 to 16 do
    xin[ka]:=temp1[ka];
assign(fil2, 'suara.jst');
rewrite(fil2);
write(fil2, xin);
close(fil2);
port[control]:=templa;
end;

procedure tampil(nam: string; a, b: integer);
var fil: file;
    x, y:integer;
    ch, l: byte;
    s: boolean;
begin
    assign(fil, nam);
    reset(fil, 1);
    blockread(fil, header, sizeof(header));
    x:=1;
    y:=1;
    s:=false;
    while not s do
begin
    blockread(fil, ch, sizeof(ch));
    l:=1;
    if ch>191 then
begin
    l:=ch - 192;
    if not (eof(fil)) then blockread(fil, ch, sizeof(ch));
end;
repeat
    putpixel(a+x, b+y, ch);
    if x<header.xmax then inc(x) else
begin
    x:=0;
    if y<header.ymax then inc(y) else s:=true;
end;
dec(l);
until l=0;
end;
close(fil);
end;

procedure kotak(x1, y1, x2, y2: integer; col: byte);
var j: integer;
begin

```

```

j:=y2-y1;
setcolor(col);
while(j<>0) do
begin
  line(x1, y1+j, x2, y1+j);
  dec(j);
end;
end;

procedure frame(x1, y1, x2, y2: integer; col: byte);
begin
  setcolor(col);
  line(x1+3, y1+3, x2-4, y1+3);
  line(x1+3, y2-4, x2-4, y2-4);
  line(x1+3, y1+3, x1+3, y2-4);
  line(x2-4, y1+3, x2-4, y2-4);
end;

procedure timbul(x1, y1, x2, y2: integer);
begin
  setcolor(0);
  line(x1, y2, x2, y2);
  line(x2, y1, x2, y2);
  setcolor(15);
  line(x1, y1, x2, y1);
  line(x1, y1, x1, y2);
end;

procedure tekan(x1, y1, x2, y2: integer);
begin
  setcolor(0);
  line(x1, y1, x2, y1);
  line(x1, y1, x1, y2);
  setcolor(15);
  line(x1, y2, x2, y2);
  line(x2, y1, x2, y2);
end;
function ftom(a, b: integer):byte;
begin
  if (a>=30)and(a<=127)then
  begin
    if (b>=220)and(b<=247) then ftom:=1 else
    if (b>=270)and(b<=297) then ftom:=2 else
    if (b>=320)and(b<=347) then ftom:=3 else
    if (b>=370)and(b<=397) then ftom:=4 else
    if (b>=420)and(b<=447) then ftom:=5;
  end;
end;

begin
  grDriver:=Detect;
  posx:=30;
  posy:=220;
  incy:=50;
  InitGraph(grDriver, grMode, 'g:\bgi');
  if graphresult <> grOk then halt;

```

```

tampil('g:\ta\gambar\bkgnd1.pcx',0,0);
setmouse(320,240);
mousecursor(on);
repeat
    repeat until button=1;
begin
    case ftom(getmousex, getmousey) of
    1:begin
        posy:=220;
        tekan(posx, posy, posx+99, posy+29);
        kotak(183,220,603,440,8);
        tampil('g:\ta\gambar\kkata.pcx',183,221);
    end;
    2:begin      {
        posy:=270;
        tekan(posx, posy, posx+99, posy+29);
        kotak(183,220,603,440,8);
        tampil('g:\ta\gambar\latih.pcx',183,221);}
    end;
    3:begin
        posy:=320;
        tekan(posx, posy, posx+99, posy+29);
        kotak(183,220,603,440,8);
        tampil('g:\ta\gambar\kenali.pcx',183,221);
        {mulai program jst}
        nn_ambil;
        {load bobot}
        assign(f1, 'bobot3.jst');
        reset(f1);
        read(f1, bbt);
        read(f1, bbt);
        {load suara}
        assign(f2, 'suara.jst');
        reset(f2);
        read(f2, x);
        for i:=1 to jn1 do      {hitung output jaringan }
begin
        temp:=0;
        for j:=1 to jx do
            temp:=temp+bbt.w0[i,j]*x[j];
            oh1[i]:=1/(1+exp(-temp+1));
end;
for i:=1 to jn2 do
begin
        temp:=0;
        for j:=1 to jn1 do
            temp:=temp+bbt.w1[i,j]*oh1[j];
            oh2[i]:=1/(1+exp(-temp+1));
end;
for i:=1 to jo do
begin
        temp:=0;
        for j:=1 to jn2 do
            temp:=temp+bbt.w2[i,j]*oh2[j];
            y[i]:=1/(1+exp(-temp+1));
end;

```

```

{kenali suara yang masuk}
temp:=0;
for i:=1 to jo do
begin
  if y[i]>temp then
  begin
    j:=i;
    temp:=y[i];
  end;
end;
case j of
1:has:='satu';
2:has:='dua';
3:has:='tiga';
4:has:='empat';
5:has:='lima';
end;
setcolor(10);
if temp>0.8 then
begin
  outtextxy(234,420,has);
  node_error:=1-temp;
  str(node_error:10:9,nd_err);
  outtextxy(450,420,nd_err);
  str(j,has);
  mainkan(has);
end
else
begin
  mainkan('6');
  outtextxy(234,420,'tidak dikenali');
end;
close(f2);
close(f1);
end;
4:begin
  posy:=370;
  tekan(posx, posy, posx+99, posy+29);
  kotak(183,220,603,440,8);
  tampil('g:\ta\gambar\end.pcx',183,221);
  tom:=#27;
  delay(500);
end;
5:begin      {
  posy:=420;
  tekan(posx, posy, posx+99, posy+29);
  kotak(183,220,603,440,8);
  tampil('g:\ta\gambar\about.pcx',183,221);}
end;
end;
if ftom(getmousex, getmousey) in [1..5] then
  timbul(posx, posy, posx+99, posy+29);
end;
until tom=#27;
closegraph;
end.

```

MAXIM

1Msps, μ P-Compatible, 8-Bit ADC with 1 μ A Power-Down

MAX153

General Description


The MAX153 high-speed, microprocessor (μ P)-compatible, 8-bit analog-to-digital converter (ADC) uses a half-flash technique to achieve a 660ns conversion time, and digitizes at a rate of 1M samples per second (Msps). It operates with single +5V or dual \pm 5V supplies and accepts either unipolar or bipolar inputs. A POWER-DOWN pin reduces current consumption to a typical value of 1 μ A (with 5V supply). The part returns from power-down to normal operating mode in less than 200ns, providing large reductions in supply current in applications with burst-mode input signals.

The MAX153 is DC and dynamically tested. Its μ P interface appears as a memory location or input/output port that requires no external interface logic. The data outputs use latched, three-state buffered circuitry for direct connection to a μ P data bus or system input port. The ADC's input/reference arrangement enables ratiometric operation.

Applications

- Cellular Telephones
- Portable Radios
- Battery Powered Systems
- Burst-Mode Data Acquisition
- Digital Signal Processing
- Telecommunications
- High-Speed Servo Loops

Functional Diagram



Features

- ◆ 660ns Conversion Time
- ◆ Power-Up/Power-Down in 200ns
- ◆ Internal Track/Hold
- ◆ 1Msps Throughput
- ◆ Low Power: 40mW (Operating Mode)
5 μ W (Powerdown Mode)
- ◆ 1MHz Full-Power Bandwidth
- ◆ 20-Pin Narrow DIP, SO and SSOP Packages
- ◆ No External Clock Required
- ◆ Unipolar/Bipolar Inputs
- ◆ Single +5V or Dual \pm 5V Supplies
- ◆ Ratiometric Reference Inputs

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE
MAX153CPP	0°C to +70°C	20 Plastic DIP
MAX153CWP	0°C to +70°C	20 Wide SO
MAX153CAP	0°C to +70°C	20 SSOP***
MAX153C/D	0°C to +70°C	Dice*
MAX153EPP	-40°C to +85°C	20 Plastic DIP
MAX153EWP	-40°C to +85°C	20 Wide SO
MAX153EAP	-40°C to +85°C	20 SSOP***
MAX153MJP	-55°C to +125°C	20 CERDIP**

* Contact factory for dice specifications

** Contact factory for availability and processing to MIL-STD-883

*** Contact factory for availability of SSOP packages.

Pin Configuration



MAXIM

Maxim Integrated Products 1

For free samples & the latest literature: <http://www.maxim-ic.com>, or phone 1-800-998-8800

1Msps, μ P-Compatible, 8-Bit ADC with 1 μ A Powerdown

ABSOLUTE MAXIMUM RATINGS

VDD to GND	-0.3V to +7V	Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)
VSS to GND	+0.3V to -7V	Plastic DIP (derate 11.11mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 889mW
Digital Input Voltage to GND	+0.3V, VDD + 0.3V	Wide SO (derate 10.00mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 800mW
Digital Output Voltage to GND	-0.3V, VDD + 0.3V	SSOP (derate 8.00mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 600mW
VREF+ to GND	VSS -0.3V to VDD + 0.3V	CERDIP (derate 11.11mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 889mW
VREF- to GND	VSS -0.3V to VDD + 0.3V	Operating Temperature Ranges:
VIN to GND	VSS -0.3V to VDD + 0.3V	MAX153C 0 $^\circ\text{C}$ to $+70^\circ\text{C}$
		MAX153E -40 $^\circ\text{C}$ to $+85^\circ\text{C}$
		MAX153MJP -55 $^\circ\text{C}$ to $+125^\circ\text{C}$
		Storage Temperature Range -65 $^\circ\text{C}$ to $+150^\circ\text{C}$
		Lead Temperature (soldering, 10 sec) +300 $^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

($V_{DD} = +5V \pm 5\%$, $GND = 0V$, Unipolar Input Range: $V_{SS} = GND$, $VREF+ = 5V$, $VREF- = GND$; Bipolar Input Range: $V_{SS} = -5V \pm 5\%$, $VREF+ = 2.5V$, $VREF- = -2.5V$. 100% production tested, specifications are given for RD Mode (Pin 7 = GND), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY						
Resolution	N		8			Bits
Total Unadjusted Error	TUE	Unipolar range		± 1		LSB
Differential Nonlinearity	DNL	No missing codes guaranteed		± 1		LSB
Zero-Code Error		Bipolar input range		± 1		LSB
Full-Scale Error		Bipolar input range		± 1		LSB
DYNAMIC PERFORMANCE (Note 1)						
Signal-to-Noise Plus Distortion Ratio	S/(N+D)	MAX153C/E, $f_{SAMPLE} = 1\text{MHz}$, $f_{IN} = 195.8\text{kHz}$ MAX153M, $f_{SAMPLE} = 740\text{kHz}$, $f_{IN} = 195.7\text{kHz}$	45			dB
Total Harmonic Distortion	THD	MAX153C/E, $f_{SAMPLE} = 1\text{MHz}$, $f_{IN} = 195.8\text{kHz}$ MAX153M, $f_{SAMPLE} = 740\text{kHz}$, $f_{IN} = 195.7\text{kHz}$		-50		dB
Peak Harmonic or Spurious Noise		MAX153C/E, $f_{SAMPLE} = 1\text{MHz}$, $f_{IN} = 195.8\text{kHz}$ MAX153M, $f_{SAMPLE} = 740\text{kHz}$, $f_{IN} = 195.7\text{kHz}$		-50		dB
Conversion Time (WR-RD Mode) (Note 2)	t _{CWR}	$T_A = +25^\circ\text{C}$, $I_{RD} < I_{INTL}$, $C_L = 20\text{pF}$		660		ns
Conversion Time (RD Mode)	t _{CRD}	$T_A = +25^\circ\text{C}$		700		
		$T_A = T_{MIN}$ to T_{MAX}	MAX153C/E	875		ns
			MAX153M	975		
Full-Power Input Bandwidth		$V_{IN} = 5V_{p-p}$		1		MHz
Input Slew Rate			3.14	15		V/ μ s

1Msps, μ P-Compatible, 8-Bit ADC with 1 μ A Power-Down

ELECTRICAL CHARACTERISTICS (continued)

(VDD = +5V \pm 5%, GND = 0V. Unipolar Input Range, VSS = GND, VREF+ = 5V, VREF- = GND, Bipolar Input Range, VSS = -5V \pm 5%, VREF+ = 2.5V, VREF- = -2.5V. 100% production tested, specifications are given for RD Mode (Pin 7 = GND). TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG INPUT						
Input Voltage Range	VIN		VREF-	VREF+	V	
Input Leakage Current	IIN	-5V \leq VIN \leq 5V		\pm 3	μ A	
Input Capacitance	CIN			22	pF	
REFERENCE INPUT						
Reference Resistance	RREF		1	2	4	k Ω
VREF+ Input Voltage Range			VREF-	VDD	V	
VREF- Input Voltage Range			VSS	VREF+	V	
LOGIC INPUTS						
Input High Voltage	VINH	CS, WR, RD, PWRDN	2.4			V
		MODE	3.5			
Input Low Voltage	VINL	CS, WR, RD, PWRDN		0.8		V
		MODE		1.5		
Input High Current	IINH	CS, RD, PWRDN		1		
		WR		3		μ A
		MODE		50	200	
Input Low Current	IINL	CS, WR, RD, PWRDN		\pm 1	μ A	
Input Capacitance (Note 3)	CIN	CS, RD, WR, PWRDN, MODE		5	8	pF
LOGIC OUTPUTS						
Output Low Voltage	VOL	ISINK = 1.6mA, INT, D0-D7		0.4		V
		RDY, ISINK = 2.6mA		0.4		
Output High Voltage	VOH	ISOURCE = 360 μ A, INT, D0-D7	4			V
Floating State Current	IFLG	D0-D7, RDY		\pm 3	μ A	
Floating Capacitance (Note 3)	COUT	D7-D0, RDY		5	8	pF
POWER REQUIREMENTS						
VDD	VDD	\pm 5% for specified accuracy		5		V
VSS (Unipolar Operation)	VSS		GND			V
VSS (Bipolar Operation)	VSS	\pm 5% for specified accuracy	-5			V
VDD Supply Current	IDD	CS = RD = 0V PWRDN = 5V	MAX153C MAX153E/M	8	15	mA
Power Down VDD Current	IPD	CS = RD = 5V PWRDN = 0V (Note 4)		8	20	
VDD Supply Current	IDD	CS = RD = 0V PWRDN = 5V		1	100	μ A
Power Down VSS Current	IPD	CS = RD = 5V PWRDN = 0V		25	100	μ A
Power-Supply Rejection	PSR	VDD = 4.75V to 5.25V VREF+ = 4.75V max, unipolar mode		12	100	μ A
				\pm 1/16	\pm 1/4	LSB

Note 1: Bipolar input range, VIN = \pm 2.5Vpp, WR RD mode.

Note 2: See Figure 1 for load circuit. Parameter defined as the time required for the output to cross +0.8V or +2.4V.

Note 3: Guaranteed by design.

Note 4: Tested with CS, RD, PWRDN at CMOS logic levels. Power-down current increases to several hundred μ A at TTL levels.

1Msps, μ P-Compatible, 8-Bit ADC with 1 μ A Powerdown

TIMING CHARACTERISTICS (Note 5)

$V_{DD} = +5V \pm 5\%$, $V_{SS} = -5V \pm 5\%$ for Unipolar Input Range, $V_{SS} = -5V \pm 5\%$ for Bipolar Input Range, 100% production tested, $T_A = +25^\circ C$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CS to RD/WR Setup Time	t _{CSS}		0			ns
CS to RD/WR Hold Time	t _{CSH}		0			ns
CS to RDY Delay (Note 6)	t _{RDY}	$C_L = 50pF$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $C_L = 50pF$	70			ns
		MAX153C/E MAX153M	85			
			100			
Data-Access Time (RD Mode) (Note 2)	t _{IACCO}	$C_L = 20pF$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $C_L = 20pF$		t _{CRD+25}		
		MAX153C/E MAX153M		t _{CRD+30}		
				t _{CRD+35}		ns
		$C_L = 100pF$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $C_L = 100pF$		t _{CRD+50}		
		MAX153C/E MAX153M		t _{CRD+65}		
				t _{CRD+75}		
RD to INT Delay (RD Mode)	t _{INTRD}	$C_L = 50pF$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $C_L = 50pF$	50	80		ns
		MAX153C/E MAX153M	85			
			90			
				60		
Data Hold Time (Note 7)	t _{DH}	$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E	70		ns
			MAX153M	80		
Delay Time Between Conversions (Acquisition Time)	t _p			160		
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E	185		ns
			MAX153M	260		
				0.250	10	
Write Pulse Width	t _{WR}	$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E	0.280	10	μ s
			MAX153M	0.400	10	
Delay Time Between WR and RD Pulses	t _{RD}			250		
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E	350		ns
			MAX153M	450		
RD Pulse Width (WR-RD Mode) Determined by t _{IACCO}	t _{READ1}	Figure 6		160		
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E	205		ns
		Figure 6	MAX153M	240		

1Msps, μP-Compatible, 8-Bit ADC with 1μA Power-Down

TIMING CHARACTERISTICS (Note 4) (continued)

(V_{DD}) = +5V ±5%, V_{SS} = -5V ±5% for Unipolar Input Range, V_{SS} = -5V ±5% for Bipolar Input Range, 100% production tested, T_A = +25°C unless otherwise noted.

MAX153

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data-Access Time (WR-RD Mode) (Note 2) $t_{RD} < t_{INT}$	t_{ACC1}	$C_L = 20\text{pF}$, Figure 6			160	
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		205	
		$C_L = 20\text{pF}$, Figure 6	MAX153M		240	ns
		$C_L = 100\text{pF}$, Figure 6			185	
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		235	
RD to INT Delay	t_{RI}	$C_L = 100\text{pF}$, Figure 6	MAX153M		275	
					150	
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		185	ns
WR to INT Delay	t_{INTL}	$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		220	
		$C_L = 50\text{pF}$			380	500
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		610	ns
RD Pulse Width (WR-RD Mode) Determined by t_{ACC2} , $t_{RD} > t_{INT}$	t_{READ2}	$C_L = 50\text{pF}$	MAX153M		700	
		Figure 5			65	
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		75	
		Figure 5	MAX153M		85	ns
		$C_L = 20\text{pF}$, Figure 5			65	
Data-Access Time (WR-RD Mode) (Note 2) $t_{RD} > t_{INT}$	t_{ACC2}	$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		75	
		$C_L = 20\text{pF}$, Figure 5	MAX153M		85	ns
		$C_L = 100\text{pF}$, Figure 5			90	
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		110	
		$C_L = 100\text{pF}$, Figure 5	MAX153M		130	
WR to INT Delay (Pipe-Lined Mode)	t_{IWR}	$C_L = 50\text{pF}$			80	
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		100	ns
		$C_L = 50\text{pF}$	MAX153M		120	
Data-Access Time After INT (Note 2)	t_D	$C_L = 20\text{pF}$			30	
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		35	
		$C_L = 20\text{pF}$	MAX153M		40	ns
		$C_L = 100\text{pF}$			45	
		$T_A = T_{MIN} \text{ to } T_{MAX}$	MAX153C/E		60	
		$C_L = 100\text{pF}$	MAX153M		70	

Note 5: Input control signals are specified with $t_r = t_f = 5\text{ns}$, 10% to 90% of +5V and timed from a 1.6V voltage level.

Note 6: $R_s = 5.1\text{k}\Omega$ pull-up resistor.

Note 7: See Figure 2 for load circuit. Parameter defined as the time required for data lines to change 0.5V.

1Msps, μ P-Compatible, 8-Bit ADC with 1 μ A Powerdown




Figure 1. Load Circuits for Data-Access Time Test








Figure 2. Load Circuits for Data-Hold Time Test

Typical Operating Characteristics



1Msps, μ P-Compatible, 8-Bit ADC with 1 μ A Power-Down

Pin Description

PIN	NAME	FUNCTION
1	VIN	Analog Input Range is $V_{REF} - V_{IN} \leq V_{REF}$.
2	D0	Three State Data Output (LSB)
3-5	D1-D3	Three State Data Outputs
6	WR/RDY	WRITE Control Input/READY Status Output*
7	MODE	MODE Selection Input is internally pulled low with a 50 μ A current source. MODE = 0 activates read mode. MODE = 1 activates write-read mode.
8	RD	READ Input must be low to access data.*
9	INT	INTERRUPT Output goes low to indicate end of conversion.*
10	GND	Ground
11	VREF-	Lower limit of reference span. Sets the zero-code voltage. Range is $V_{SS} \leq V_{REF} - < V_{REF} +$
12	VREF+	Upper limit to reference span. Sets the full-scale input voltage. Range is $V_{REF} - < V_{REF} + \leq V_{DD}$
13	CS	CHIP SELECT Input must be low for the device to recognize WR or RD inputs.
14-16	D4-D6	Three State Data Outputs
17	D7	Three State Data Output (MSB)
18	PWRDN	POWERDOWN Input reduces supply current when low. CS must be high during power-down.
19	VSS	Negative Supply Unipolar $V_{SS} = 0V$. Bipolar $V_{SS} = -5V$
20	VDD	Positive Supply +5V

* See Digital Interface section

Detailed Description

Converter Operation

The MAX153 uses a half-flash conversion technique (see *Functional Diagram*) in which two 4-bit flash ADC sections achieve an 8-bit result. Using 15 comparators, the flash ADC compares the unknown input voltage to the reference ladder and provides the upper 4 data bits.

An internal digital-to-analog converter (DAC) uses the 4 most significant bits (MSBs) to generate the analog result from the first flash conversion and a residue voltage that is the difference between the unknown input and the DAC voltage. The residue is then compared again with the flash comparators to obtain the lower 4 data bits (LSBs).

Power-Down Mode

In burst-mode or low sample-rate applications, the MAX153 can be shut down between conversions, reducing supply current to microamp levels. A TTL/CMOS logic low on the PWRDN pin shuts the device down, reducing supply current to typically 1 μ A when powered from a single 5V supply. CS must be high when power-down is used. A logic high on PWRDN wakes up the MAX153. A new conversion can be started (WR asserted low) within 360ns of the PWRDN pin being driven high (200ns to power up plus 160ns for track/hold acquisition). If power-down mode is not required, connect PWRDN to VDD.

Once the MAX153 is in power-down mode, lowest supply current is drawn with MODE low (RD mode) due to an internal 50 μ A pull-down resistor at this pin. CS must remain high during shutdown because the MAX153 may attempt to start a conversion that it cannot complete. In addition, for minimum current consumption, other digital inputs should remain stable in power-down. RDY, an open-drain output (in RD mode), will then fall and remain low throughout power-down, sinking additional supply current unless CS remains high. Refer to the *Reference* section for information on reducing reference current during power-down.

Digital Interface

The MAX153 has two basic interface modes set by the status of the MODE input pin. When MODE is low, the converter is in the RD mode; when MODE is high, the converter is set up for the WR-RD mode.

Read Mode (MODE = 0)

In RD mode, conversion control and data access are controlled by the RD input (Figure 4). The comparator inputs track the analog input voltage for the duration of tP. A minimum of 160ns is required for the input to be acquired. A conversion is initiated by driving RD low. With μ Ps that can be forced into a wait state, hold RD low until output data appears. The μ P starts the conversion, waits, and then reads data with a single read instruction.

WR/RDY is configured as a status output (RDY) in RD mode, where it can drive the ready or wait input of a μ P. RDY is an open-collector output (with no internal pull-up) that goes low after the falling edge of CS and goes high at the end of the conversion. If not used, the WR/RDY pin can be left unconnected. The INT output goes low at the end of the conversion and returns high on the rising edge of CS or RD.

MAX153

1MspS, μ P-Compatible, 8-Bit ADC with 1 μ A Powerdown

Write-Read Mode (MODE = 1)

Figures 5 and 6 show the operating sequence for the write-read (WR-RD) mode. The comparitor inputs track the analog input voltage for the duration of t_{P} . A minimum of 160ns is required for the input voltage to be acquired. The conversion is initiated by a falling edge of WR. When WR returns high, the 4 MSBs flash result is latched into the output buffers and the 4 LSBs conversion begins. INT goes low about 380ns later, indicating conversion end, and the lower 4 data bits are latched into the output buffers. The data is then accessible 65ns to 130ns after RD goes low (see *Timing Characteristics*).

If an externally controlled conversion time is required, drive RD low 250ns after WR goes high. This latches the lower 4 data bits and outputs the conversion result on

D0-D7. A minimum 160ns delay is required from INT going low to the start of another conversion (WR going low).





Options for reading data from the converter include the following:

Using Internal Delay

The μ P waits for the INT output to go low before reading the data (Figure 5). INT typically goes low 380ns after the rising edge of WR, indicating the conversion is complete, and the result is available in the output latch. With CS low, data outputs D0-D7 can be accessed by pulling RD low. INT is then reset by the rising edge of CS or RD.

Fastest Conversion: Reading Before Delay

An external method of controlling the conversion time is shown in Figure 6. The internally generated delay t_{INTL}



1Msps, μ P-Compatible, 8-Bit ADC with 1 μ A Power-Down

varies slightly with temperature and supply voltage, and can be overridden with RD to achieve the fastest conversion time. INT is ignored, and RD is brought low typically 250ns after the rising edge of WR. This completes the conversion and enables the output buffers (D0-D7) that contain the conversion result. INT also goes low after the falling edge of RD and is reset on the rising edge of RD or CS. The total conversion time is therefore: tCWR = tWR (250ns) + tCSH (0ns) + tRD (250ns) + tACC1 (160ns) = 660ns

Pipe-Lined Operation

Besides the two standard WR-RD mode options, "pipe-lined" operation can be achieved by connecting WR and RD together (Figure 7). With CS low, driving WR and RD low initiates a conversion and reads the result of the previous conversion concurrently.




Figure 8a Power Supply as Reference

Analog Considerations Reference

Figures 8a-8c show some reference connections. VREF+ and VREF- inputs set the full-scale and zero-input voltages of the ADC. The voltage at VREF- defines the input that produces an output code of all zeros, and the voltage at VREF+ defines the input that produces an output code of all ones.

The internal resistances from VREF+ and VREF- may be as low as 1k Ω . Since current is still drawn by the reference inputs during power-down, reference supply current can be reduced during shutdown by using the circuit shown in Figure 8d. A logic-level N-channel MOSFET, connected between VREF- and ground, disconnects the reference load when the ADC enters power-down




Figure 8c Input Not Referenced to GND




Figure 8b External Reference +2.5V Full Scale




Figure 8d An N-channel MOSFET switches off the reference load during power-down

1Msps, μ P-Compatible, 8-Bit ADC with 1 μ A Powerdown




Figure 9. Equivalent Input Circuit




Figure 10. RC Network Equivalent Input Model

(PWRDN = low). The FET should have no more than 0.5 Ω of on resistance to maintain accuracy.

Bypassing

A 4.7 μ F electrolytic in parallel with a 0.1 μ F ceramic capacitor should be used to bypass VDD to GND. These capacitors should have minimal lead length.

The reference inputs should be bypassed with 0.1 μ F capacitors, as shown in Figures 8a-8c.

Input Current

Figure 9 shows the equivalent circuit of the converter input. When the conversion starts and WR is low, VIN is connected to 16 0.6pF capacitors. During this acquisition phase, the input capacitors charge to the input voltage through the resistance of the internal analog switches (about 2k Ω). In addition, about 12pF of stray capacitance must be charged. The input can be modeled as an equivalent RC network (Figure 10). As source impedance increases, the capacitors take longer to charge.

The typical 22pF input capacitance allows source resistance as high as 2.2k Ω without setup problems. For

larger resistances, the acquisition time (t_P) must be increased.

Conversion Rate

The maximum sampling rate (f_{max}) for the MAX153 is achieved in the WR-RD mode ($t_{RD} < t_{INTL}$) and is calculated as follows:

$$f_{max} = \frac{1}{t_{WR} + t_{RD} + t_{RI} + t_P}$$

$$f_{max} = \frac{1}{250\text{ns} + 250\text{ns} + 150\text{ns} + 160\text{ns}}$$

$$f_{max} = 1.23\text{MHz}$$

where t_{WR} = Write pulse width

t_{RD} = Delay between WR and RD pulses

t_{RI} = RD to INT delay

t_P = Delay time between conversions.

Signal-to-Noise Ratio and Effective Number of Bits

Signal-to-noise ratio (SNR) is the ratio of the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other analog-to-digital output values. The output band is limited to one-half the A/D sample (conversion) rate. This ratio usually includes distortion as well as noise components. For this reason, the ratio is sometimes referred to as "signal-to-noise + distortion."

The theoretical minimum A/D noise is caused by quantization error and results directly from the ADC's resolution: $SNR = (6.02N + 1.76)\text{dB}$, where N is the number of bits of resolution. Therefore, a perfect 8-bit ADC can do no better than 50dB.

The FFT plot (*Typical Operating Characteristics*) shows the result of sampling a pure 200kHz sinusoid at a 1MHz rate. This FFT plot of the output shows the output level in various spectral bands.


The effective resolution, or "effective number of bits," the ADC provides can be measured by transposing the equation that converts resolution to SNR: $N = (SNR - 1.76)/6.02$.

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal (in the frequency band above DC and below one-half the sample rate) to the fundamental itself. This is expressed as:

$$THD = 20 \log \left[\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \dots + V_N^2}}{V_1} \right]$$

where V_1 is the fundamental RMS amplitude, and V_2 to V_N are the amplitudes of the 2nd through Nth harmonics.



BIODATA



Nama lengkap : TJIONG CIE JIN
Tempat / Tanggal Lahir : SURABAYA / 24 APRIL 1978
Agama : KATOLIK
Alamat : KALIANYAR KULON XI / 3
SURABAYA

Riwayat Pendidikan :

1. Tahun 1990 Lulus SDKr. BETHEL SULUNG
2. Tahun 1993 Lulus SMPK STELA MARIS
3. Tahun 1996 Lulus SMAKr. PETRA 3
4. Tahun 2000 Lulus Sarjana Fakultas Teknik Jurusan Teknik Elektro Universitas Katolik Widya Mandala Surabaya