

LAMPIRAN

```

uses newdelay,crt;

const pa=$300; {inisialisai PPI}
      pb=$301;
      pc=$302;
      pcw=$303;
      cw=$98;

var data,status:byte; {identifikasi variabel}
    s:integer;
    busy:boolean;
    suhu: real;
    tegangan:real;
    tom:char;

begin
clrscr;

TEXTCOLOR(11);
GOTOXY(18,5);writeln('TERMOMETER DIGITAL DENGAN TAMPILAN
KOMPUTER');
gotoxy(18,6);writeln('-----');
gotoxy(20,8);write('Set suhu untuk mematikan pemanas=');readln(s);
port[pcw]:=cw; {set control word}
repeat
  port[pc]:=$02;{set PC1 untuk read='1' dan PC0 untuk write='0'
                pada ADC}
  port[pc]:=$03; {set PC1 untuk read='1' dan PC0 untuk write='1'
                pada ADC}

repeat
  status:=(port[pc] AND $10);{mengecek interupt pada PC4}
  busy:=(status=$01);

until not (busy);
port[pc]:=$01;{baca data pad port A}
data:=port[pa];
suhu:= ( data*0.69736421) +26;{konversi data ke suhu}

```

```
delay(2);

Port[pc]:=$03;{start konversi lagi}
textcolor(11);

textcolor(7);gotoxy(30,10);writeln('DATA:',DATA:3);
GOTOXY(30,13);writeln('TEMPERATUR:', suhu:3:0);

textcolor(11);
gotoxy(19,17);writeln('-----');

if s<=suhu then {jika input lebih kecil dari suhu maka port B
begin           high}
port[pb]:=$1;
textcolor(4+blink);
gotoxy(20,20);writeln('pemanas mati');
end
else  {jika tidak maka pemanas hidup}
port[pb]:=$0;
if keypressed then tom:=readkey;
until tom=#27;
end.
```


SPECIFICATIONS

(typical @ $V_S = \pm 15V$, $R_L = 2k\Omega$ and $T_A = 25^\circ C$ unless otherwise specified)

MODEL	AD521JD	AD521KD	AD521LD	AD521SD
GAIN				
Range (For Specified Operation, Note 1)	1 to 1000	•	•	•
Equation:	$G = R_2 R_3 / R_1 V_V$	•	•	•
Error from Equation	$\pm 0.25 - 0.004 G\%$	•	•	•
Nonlinearity (Note 2)	$\pm 0.001\%$	•	•	•
$1 \leq G \leq 1000$	0.2% max	•	0.1% max	•
Gain Temperature Coefficient	$\pm 0.003\text{C}^{-1}$	•	$\pm 0.015\text{ to }40\text{C}^{-1}$	•
OUTPUT CHARACTERISTICS				
Rated Output	$\pm 10V$, $\pm 10mA$ max	•	•	•
Output at Maximum Operating Temperature	$\pm 10V$, $\pm 1mA$ max	•	•	•
Impedance	0.1Ω	•	•	•
DYNAMIC RESPONSE				
Small Signal Bandwidth (S1dB)				
$G = 1$	$> 1MHz$	•	•	•
$G = 10$	$300kHz$	•	•	•
$G = 100$	$200kHz$	•	•	•
$G = 1000$	$40kHz$	•	•	•
Small Signal, 20% Flatness				
$G = 1$	$75kHz$	•	•	•
$G = 10$	$16kHz$	•	•	•
$G = 100$	$34kHz$	•	•	•
$G = 1000$	$68kHz$	•	•	•
Full-Peak Response (Note 3)	$100kHz$	•	•	•
Settling Time, $\pm 1\% G$ (Note 4)	$10\mu s$	•	•	•
Setting Time (any $10V$ step to within $10mV$ of Final Value)				
$G = 1$	$7\mu s$	•	•	•
$G = 10$	$5\mu s$	•	•	•
$G = 100$	$1\mu s$	•	•	•
$G = 1000$	$350ns$	•	•	•
Differential Overload Recovery ($\pm 30V$ Input to within $10mV$ of Final Value) (Note 4)				
$G = 1000$	$50\mu s$	•	•	•
Common Mode Step Recovery ($30V$ Input to within $10mV$ of Final Value) (Note 5)				
$G = 1000$	$10ns$	•	•	•
VOLTAGE OF FSSET (may be nulled)				
Input Offset Voltage (V_{IO})	$1mV$ max ($2mV$ typ)	$1.5mV$ max ($3mV$ typ)	$1.0mV$ max ($0.5mV$ typ)	•
vs. Temperature	$15\mu V/\text{C}$ max ($7\mu V/\text{C}$ typ)	$3\mu V/\text{C}$ max ($1.5\mu V/\text{C}$ typ)	$2\mu V/\text{C}$ max	•
vs. Supply	$3mV$	•	•	•
Output Offset Voltage (V_{OIO})	$400mV$ max ($200mV$ typ)	$200mV$ max ($10mV$ typ)	$100mV$ max	•
vs. Temperature	$150\mu V/\text{C}$ max ($150\mu V/\text{C}$ typ)	$75\mu V/\text{C}$ max	•	•
vs. Supply (Note 6)	$0.0035\text{mV}/\text{V}$	•	•	•
INPUT CURRENTS				
Input Bias Current (either input)	$80nA$ max	$40nA$ max	•	•
vs. Temperature	$1nA/\text{C}$ max	$500pA/\text{C}$ max	•	•
vs. Supply	$2nV$	•	•	•
Input Offset Current	$20nA$ max	$10nA$ max	•	•
vs. Temperature	$250pA/\text{C}$ max	$125pA/\text{C}$ max	•	•
INPUT				
Differential Input Impedance (Note 7)	$3 \times 10^9 \Omega \pm 1\text{pF}$	•	•	•
Common Mode Input Impedance (Note 8)	$6 \times 10^8 \Omega \pm 1\text{pF}$	•	•	•
Input Voltage Range for Specified Performance (with respect to ground)	$\pm 10V$	•	•	•
Maximum Voltage without Damage to Unit, Power ON or OFF Differential Mode (Note 9)	$30V$	•	•	•
Voltage at either input (Note 9)	$V_S \pm 15V$	•	•	•
Common Mode Rejection Ratio, DC to 60Hz with $1k\Omega$ source impedance				
$G = 1$	$70dB$ min ($74dB$ typ)	$74dB$ min ($80dB$ typ)	•	•
$G = 10$	$90dB$ min ($94dB$ typ)	$94dB$ min ($100dB$ typ)	•	•
$G = 100$	$100dB$ min ($104dB$ typ)	$104dB$ min ($114dB$ typ)	•	•
$G = 1000$	$100dB$ min ($110dB$ typ)	$110dB$ min ($120dB$ typ)	•	•
NOISE				
Voltage RTO (p-p) & 0.1Hz to 10Hz (Note 10)	$\sqrt{10.1G^2 + 12.1}/\mu V$	•	•	•
RMS RTO, 10Hz to 10kHz	$\sqrt{11.2G^2 + 150}/\mu V$	•	•	•
Input Current, rms, 10Hz to 10kHz	$15pA$ (rms)	•	•	•
REFERENCE TERMINAL				
Bias Current	$3\mu A$	•	•	•
Input Resistance	$10M\Omega$	•	•	•
Voltage Range	$\pm 10V$	•	•	•
Gain to Output	1	•	•	•
POWER SUPPLY				
Operating Voltage Range	$\pm 8V$ to $\pm 18V$	•	•	•
Quiescent Supply Current	$5mA$ max	•	•	•
TEMPERATURE RANGE				
Specified Performance	0 to $+25^\circ C$	•	•	•
Operating	$-55^\circ C$ to $+85^\circ C$	•	•	•
Storage	$-55^\circ C$ to $-150^\circ C$	•	•	•
PACKAGE OPTION¹				
Ceramic (D-14)	AD521JD	AD521KD	AD521LD	AD521SD

^{NOTES} See Section 16 for package outline information.

¹ Specifications same as AD521JD.

² Specifications same as AD521KD.

Specifications subject to change without notice.

Applying the AD521

NOTES:

1. Gains below 1 and above 1000 are realized by simply adjusting the gain setting resistors. For best results, voltage at either input should be restricted to $\pm 10V$ for gains equal to or less than 1.

2. Nonlinearity is defined as the ratio of the deviation from the "best straight line" through a full scale output range of 29 volts. With a combination of high gain and ± 10 volt output swing, distortion may increase to as much as 0.3%.

3. Full Peak Response is the frequency below which a typical amplifier will produce full output swing.

4. Differential Overload Recovery is the time it takes the amplifier to recover from a pulsed $30V$ differential input with $15V$ of common mode voltage, to within $10mV$ of final value. The test input is a $30V$, $10\mu s$ pulse at a $1kHz$ rate. (When a differential signal of greater than $11V$ is applied between the inputs, transistor clamps are activated which drop the excess input voltage across internal input resistors. If a continuous overload is maintained, power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as added thermal time constant, but will not damage the device.)

5. Common Mode Step Recovery is the time it takes the amplifier to recover from a $30V$ common mode input with zero volts of differential signal to within $10mV$ of final value. The test input is $30V$, $10\mu s$ pulse at a $1kHz$ rate. (When a com-

mon mode signal greater than $V_S - 0.5V$ is applied to the inputs, transistor clamps are activated which drop the excessive input voltage across internal input resistors. Power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as an added thermal time constant, but will not damage the device.)

6. Output Offset Voltage versus Power Supply Change is a constant 0.005 times the unnullled output offset per percent change in either power supply. If the output offset is nulled, the output offset change versus supply change is substantially reduced.

7. Differential Input Impedance is the impedance between the two inputs.

8. Common Mode Input Impedance is the impedance from either input to the power supplies.

9. Maximum Input Voltage (differential or at either input) is $30V$ when using $\pm 15V$ supplies. A more general specification is that neither input may exceed either supply (even when $V_S = 0$) by more than $15V$ and that the difference between the two inputs must not exceed $30V$. (See also Notes 4 and 5.)

10. 0.1Hz to 10Hz Peak-to-Peak Voltage Noise is defined as the maximum peak-to-peak voltage noise observed during 2 of 3 separate 10 second periods with the test circuit of Figure 8.

DESIGN PRINCIPLE

Figure 1 is a simplified schematic of the AD521. A differential input voltage, V_{IN} , appears across R_S causing an imbalance in the currents through Q_1 and Q_2 , $\Delta I = V_{IN}/R_S$. That imbalance is forced to flow in R_S because the collector currents of Q_3 and Q_4 are constrained to be equal by their biasing (current mirror). These conditions can only be satisfied if the differential voltage across R_S (and hence the output voltage of the AD521) is equal to $\Delta I \times R_S$. The feedback amplifier, A_{FB} performs that function. Therefore, $V_{OUT} = \frac{V_{IN}}{R_S} \times R_G$ or $V_{OUT} = \frac{R_G}{R_S} V_{IN}$.




Figure 1. Simplified AD521 Schematic

Use the LM158/LM258/ LM358 Dual, Single Supply Op Amp

National Semiconductor
Application Note 116
Jim Sherwin



INTRODUCTION

Use the LM158/LM258/LM358 dual op amp with a single supply in place of the LM1458/LM1558 with split supply and reap the profits in terms of:

- a. Input and output voltage range down to the negative (ground) rail
- b. Single supply operation
- c. Lower standby power dissipation
- d. Higher output voltage swing
- e. Lower input offset current
- f. Generally similar performance otherwise

The main advantage, of course, is that you can eliminate the negative supply in many applications and still retain equivalent op amp performance. Additionally, and in some cases more importantly, the input and output levels are permitted to swing down to ground (negative rail) potential. Table I shows the relative performance of the two in terms of guaranteed and/or typical specifications.


TABLE I. Comparison of Dual Op Amps LM1458 and LM358

Characteristic	LM1458	LM358
V_{IO}	8 mV Max	7 mV Max
CMV_I	24 Vp-p*	0-28.5V*
I_O	200 nA	50 nA
I_{OB}	500 nA	-500 nA
CMRR	60 dB Min @ 100 Hz 90 dB Typ	85 dB Typ @ DC
$E_n @ 1\text{ kHz}, R_{GEN} 10\text{ k}\Omega$	45 nV/ $\sqrt{\text{Hz}}$ Typ	40 nV/ $\sqrt{\text{Hz}}$ Typ**
Z_{IN}	200 M Ω Typ	Typ 100 M Ω
A_{VOL}	20k Min 100k Typ	100k Typ
f_c	1.1 MHz Typ	1 MHz Typ**
P_{ew}	14 kHz Typ	11 kHz Typ**
dV_o/dt	0.8V/ μs Typ	0.5V/ μs Typ**
$V_o @ R_L = 10\text{k}/2\text{k}$	24/20 Vp-p*	28.5 Vp-p
I_{SC}	20 mA Typ	Source 20 mA Min (40 Typ) Sink 10 mA Min (20 Typ)
PSRR @ DC	37 dB Min 90 dB Typ	100 dB Typ
$I_D (R_L = \infty)$	8 mA Max	2 mA Max


*From laboratory measurement

*Based on $V_S = 30\text{V}$ on LM358 only, or $V_S = \pm 15\text{V}$

**From data sheet typical curves




TL/H/7424-1




TL/H/7424-2

FIGURE 1. Worst Case Signal Levels with + 12V Supply



TL/H/7424-3



TL/H/7424-4

FIGURE 2. Operating with AC Signals

AC GAIN

For AC signals the input can be capacitor coupled. The input common mode and quiescent output voltages are fixed at one-half the supply voltage by a resistive divider at the non-inverting input as shown in Figure 2. This quiescent output could be set at a lower voltage to minimize power dissipation in the LM358, if desired, so long as $V_Q \geq V_{IN\text{ pk}}$. For the LM1458 the quiescent output must be higher, $V_Q \geq 3\text{V} + V_{IN\text{ pk}}$; thus, for small signals, power dissipation is much greater with the LM1458. Example: Required $V_Q = V_Q \pm 1\text{V}$ pk into 2k, $V_{SUPPLY} = 20\text{V}$ required. Find quiescent dissipation in load and amplifier for LM1458 and LM358.

LM358 $V_Q = +1\text{V}$ $V_{SUPPLY} = +3.5\text{V}$ $P_{LOAD} = \frac{E_L^2}{R_L} = \frac{1}{2k} = 0.5\text{ mW}$ $P_D = V_{S1}I_S + (V_S - V_Q)I_L$ $= 3.5V \times 0.7\text{ mA} + (3.5 - 1)\frac{1V}{2k}$ $= 2.45 + 1.25 = 3.7\text{ mW}$ $P_{TOTAL} = 3.7 + 0.5 = 4.2\text{ mW}$	LM1458 $V_Q = 4\text{V}$ $V_{SUPPLY} = 8\text{V}$ $P_{LOAD} = \frac{42}{2k} = 8\text{ mW}$ $P_D = P_D + (V_S - V_Q)I_L$ $= 22\text{ mW} + (8 - 4)\frac{4V}{2k}$ $= 22 + 8 = 30\text{ mW}$ $P_{TOTAL} = 30 + 8 = 38\text{ mW}$
---	--

*From typical characteristics

*From typical characteristics

The LM1458 requires over twice the supply voltage and nearly 10 times the supply power of the LM358 in this application.

INVERTING DC GAIN

Connections and biasing for DC inverting gain are essentially the same as for the AC coupled case. Note, of course, that the output cannot swing negative when operated from a single positive supply. Figure 3 shows the connections and signal limitations.

NON-INVERTING DC GAIN

The non-inverting gain connection does not require the V_Q biasing as before; the inverting input can be returned to ground in the usual manner for gains greater than unity, (see Figure 4). A tremendous advantage of the LM358 in this connection is that input signals and output may extend all the way to ground; therefore DC signals in the low-millivolt range can be handled. The LM1458 still requires that $V_{IN} = 3-17\text{V}$. Therefore maximum gain is limited to $A_V = (V_Q - 3)/3$, or $A_V \text{ max} = 5.4$ for a 20V supply.

There is no similar limitation for the LM358.

ZERO T.C. INPUT BIAS CURRENT

An interesting and unusual characteristic is that I_{IN} has a zero temperature coefficient. This means that matched resistance is not required at the input, allowing omission of one resistor per op amp from the circuit in most cases.







FIGURE 3. Typical DC Coupled Inverting Gain



TL/H/7424-5



* $R1 = \infty$ for $A_v = +1$
 $A_v \leq 5.4$ for 20V Supply




* $R1 = \infty$ for $A_v = +1$
 A_v not limited

TL/H/7424-7

TL/H/7424-8

FIGURE 4. Typical DC Coupled Non-Inverting Gain



Crossover (distortion) occurs at $V_o = V_S^- - \frac{R_f}{R_L + R_f}$

FIGURE 5. Split Supply Operation of LM358

The output load to negative supply forces the amplifier to source some minimum current at all times, thus eliminating crossover distortion. Crossover distortion without this load would be more severe than that expected with the normal op amp. Since the single supply design took notice of this normal load connection to ground, a class AB output stage was not included. Where ground referenced feedback resistors are used as in Figure 5, the required load to the negative supply depends upon the peak negative output signal level desired without exhibiting crossover distortion. R_L to the negative rail should be chosen small enough that the voltage divider formed by R_f and R_L will permit V_o to swing negative to the desired point according to the equation:

$$R_L = R_f \frac{V_g - V_o}{V_o}$$

R_L could also be returned to the positive supply with the advantage that V_o max would never exceed $(V_g^+ - 1.5V)$. Then with $\pm 15V$ supplies R_L min would be $0.12 R_f$. The disadvantage would be that the LM358 can source twice as much current as it can sink, therefore R_L to negative supply can be one-half the value of R_L to positive supply.

The need for single or split supply is based on system requirements which may be other than op amp oriented. However if the only need for balanced supplies is to simplify the biasing of op amps, there are many systems which can find a cost effective benefit in operating LM358's from single supplies rather than standard op amps from balanced supplies. Of the usual op amp circuits, Table II shows those few which have limited function with single supply operation. Most are based on the premise that to operate from a single supply, a reference V_0 at about one-half the supply be available for bias or (zero) signal reference. The basic circuits are those listed in AN-20.

TABLE II. Conventional Op Amp Circuits Suitable for Single Supply Operation

Application	Limitations
AC Coupled amp*	V_g^*
Inverting amp	V_g
Non-inverting amp	OK*
Unity gain buffer	OK
Summing amp	V_g
Difference amp	V_g
Differentiator	V_g
Integrator	V_g
LP Filter	V_g
I-V Connector	V_g
PE Cell Amp	OK
I Source	
I sink	OK
Volt Ref	
FW Rectifier	V_g or modified circuit
Sine wave osc	V_g
Triangle generator	V_g
Threshold detector	OK
Tracking, regulator PS	Not practical
Programmable PS	OK
Peak Detector	OK to $V_{IN} = 0$

*See AN-20 for conventional circuits

* V_0 denotes need for a reference voltage, usually at about $\frac{V_g}{2}$
OK means no reference voltage required

LF 355N, LF 356N, LF 357N


Penguat Operasi Masukan JFET (JFET Input Operational Amplifiers)

Penguat-penguat operasi ini memiliki transistor-transistor masukan JFET, dengan arus-arus gelincir dan arus-arus masukan sangat kecil. Keluarannya dirancang untuk beban bersifat kapasitas tinggi tanpa sesuatu persoalan stabilitas.

Sifat-sifat tambahan:

- Resistansi masukan sangat tinggi
- Sedikit hanyut oleh perubahan suhu
- Lebar jalur lebar
- Dibolehkan tegangan masukan tinggi sampai $+V_s$
- Kompensasi frekuensi intern


Diagram rangkaian



Tarif Maksimum

Tegangan catu	V_s	± 18	V
Tegangan masukan diferensial	V_{ID}	± 30	V
Lama hubung singkat keluaran	t_{osc}	\times	
Jangkah suhu simpan	T_s	$-55 - 125$	$^{\circ}\text{C}$
Suhu pertemuan	T_i	100	$^{\circ}\text{C}$
Resistansi termik antara sistem-udara lingkungan	R_{thamb}	175	K/W

Konfigurasi pena



Karakteristik

		min	typ	max	
Open loop supply current consumption	LF 355 N: $I_S = 5 \text{ mA}$ LF 356 N, LF 357 N: $I_S = 3 \text{ mA}$		2	4	mA
Input offset voltage ($R_G = 50 \Omega$)	$V_{IO} = 3 \text{ mV}$		5	10	mV
Input offset current	$I_O = 3 \text{ pA}$		30	200	pA
Input current	$I_I = 10^{12} \Omega$				
Input resistance	$R_I = 10^{12} \Omega$				
Open loop voltage gain	$A_{VO} = 80$		106		dB
Rate of rise					
LF 355 N: $A_V = 1$	dV/dt		5		V/ μs
LF 356 N: $A_V = 1$	dV/dt		12		V/ μs
LF 357 N: $A_V = 5$	dV/dt		50		V/ μs
Performance bandwidth	LF 355 N: $f_p = 2.5 \text{ MHz}$ LF 356 N: $f_p = 5 \text{ MHz}$ LF 357 N: $f_p = 20 \text{ MHz}$				MHz
Transient time (for 0.01%)	LF 355 N: $t_r = 4 \mu\text{s}$ LF 356 N, LF 357 N: $t_r = 1.5 \mu\text{s}$				μs
Input noise voltage	$V_{IN} = 25 \text{ nV}/\sqrt{\text{Hz}}$				nV/ $\sqrt{\text{Hz}}$
$R_S = 1000\Omega, f = 100 \text{ Hz}$: LF 355 N	$V_{IN} = 15 \text{ nV}/\sqrt{\text{Hz}}$				nV/ $\sqrt{\text{Hz}}$
$R_S = 1000\Omega, f = 1000 \text{ Hz}$: LF 355 N	$V_{IN} = 20 \text{ nV}/\sqrt{\text{Hz}}$				nV/ $\sqrt{\text{Hz}}$
LF 356 N, LF 357 N	$V_{IN} = 12 \text{ nV}/\sqrt{\text{Hz}}$				nV/ $\sqrt{\text{Hz}}$
Input noise current	$I_{IN} = 0.01 \text{ pA}/\sqrt{\text{Hz}}$				pA/ $\sqrt{\text{Hz}}$
$f = 100 \text{ Hz}$, or 1000 Hz					
Input capacitance	$C_I = 3 \text{ pF}$				pF

Karakteristik

$V_s = \pm 15 \text{ V}; T_{amb} = 0 \text{ to } 70 \text{ }^{\circ}\text{C}$, unless otherwise specified	V_{IO}		14		mV
Input offset voltage $R_G = 50 \Omega$	ΔV_{IO}	5			$\mu\text{V}/\text{K}$
Temperature coefficient of V_{IO} : $R_S = 50 \Omega$	ΔV_{IO}	0.5			per mV
Change of ΔV_{IO} after a change of V_{IO} adjustment ¹¹	$\Delta \Delta V_{IO}$				
Input offset current $T_j = 70 \text{ }^{\circ}\text{C}$	I_O		2		nA
Input current ²¹ $T_j = 70 \text{ }^{\circ}\text{C}$	I_I		8		nA
Open loop voltage gain	A_{VO}	63			dB
$R_L = 2 \text{ k}\Omega, V_{OPP} = \pm 10 \text{ V}$	V_{OPP}	12	± 13	-12	V
Output voltage $R_L = 10 \text{ k}\Omega$	V_{OPP}	10	± 12	-10	V
$R_L = 2 \text{ k}\Omega$	V_{IC}	+11	+12	-11	V
Input common mode range	k_{CMR}	80	100		dB
Common mode rejection	k_{CMR}	80	100		
Supply voltage rejection	k_{SVR}	80			

Catatan:

- 1) Kalau dibandingkan dengan harga asli yang tak dapat diteapatkan, koefisien suhu dari tegangan gelincir masukan yang telah diteapatkan hanya berubah sedikit (limrahnya $0.5 \mu\text{V/K}$) untuk setiap mV dalam jangkah tetap. Penetapan tegangan gelincir tidaklah berpengaruh kepada tindasan ragam tunggal (common mode rejection) dan kepada penguatan ikal terbuka.
- 2) Arus masukan berlipat hampir dua-kali, kalau suhu pertemuan naik 10 K.

pewaktu 555*

appendiks **4**

*Ijin dari Signetics Corporation, 811 East Arques, Sunnyvale, California, 94086,
hakcipta 1974.

URAIAN

Rangkaian Pewaktu monolitik NE/SE-555 adalah pengendali sangat stabil yang berkelempaan menghasilkan penundaan waktu yang teliti, atau osilasi. Bila diperlukan diberikan terminal-terminal tambahan untuk memicu atau mereset. Dalam mode operasi penundaan waktu, waktunya dikendalikan secara tepat oleh satu tahanan luar dan kapasitor. Untuk operasi stabil sebagai sebuah osilator, baik frekuensi bergerak bebas dan siklus tungganya dikendalikan secara teliti dengan dua tahanan luar dan satu kapasitor. Rangkaiannya bisa dipicu dan direset pada bentuk gelombang yang menurun, dan struktur keluarannya dapat mengeluarkan atau menerima sampai 300mA atau menggerakkan rangkaian-rangkaian TTL.


KEISTIMEWAAN

- TIMING WAKTU DARI MIKRODETIK SAMPAI BEBERAPA JAM.
- BEKERJA BAIK PADA MODE STABIL MAUPUN ASTABIL.
- SIKLUS TUGAS DAPAT DISETEL
- KELUARAN ARUS TINGGI DAPAT MENGELOUARKAN ATAU MENERIMA 200mA
- KELUARANNYA DAPAT MENGERAKKAN TTL
- KESTABILAN SUHU SEBESAR 0.005% PER °C
- KELUARANNYA HIDUP DAN MATI SECARA BIASA

PEMAKAIAN


- PENENTUAN WAKTU PRESISI
PEMBANGKITAN DENYUT
PENENTUAN WAKTU BERURUTAN
PEMBANGKITAN WAKTU PENUNDAAN
MODULASI LEBAR DENYUT
MODULASI KEDUDUKAN DENYUT
DETEKTOR DENYUT HILANG

DIAGRAM BLOK



RANGKAIAN TERPADU LINIER

KONFIGURASI PASAK (Tampak Atas)



RATING MAKSIMUM MUTLAK

Tegangan Suplai	+18V
Penyerapan Daya	600 mW
Jangkauan Suhu Operasi	
NE555	0°C to +70°C
SE555	-55°C to +125°C
Jangkauan Suhu Penyimpanan	-65°C to +150°C
Suhu Timbal (Penyolderan, 60 detik)	+300°C


CIRI-CIRI LISTRIK $T_A = 25^\circ C$, $V_{CC} = +5$ sampai $+15$ kecuali ditentukan lain

PARAMETER	KONDISI LN	SE 555			NE 555			SATUAN
		MIN	JENIS	MAKS	MIN	JENIS	MAKS	
Tegangan Suplai Arus Suplai	$V_{CC} = 5V$ $R_L = \infty$ $V_{CC} = 15V$ $R_L = \infty$ Keadaan rendah, Catatan 1 $R_A, R_B = 1k\Omega$ sampai $100k\Omega$ $C = 0.1\mu F$ Note 2	4.5	3	18	4.5	3	16	V mA
Sesama Penentuan Waktu (Monostabil)		10	5	12	10	6	15	mA
Kondisi Awal			0.5	2		1		%
Drift bersema Suhu			30	100	50	0.1		$\text{ppm}/^\circ C$
Drift bersema Tegangan Suplai			0.06	0.2				%/Volt
Tegangan Ambang			2/3		2/3			X Volt
Tegangan Pemicu	$V_{CC} = 15V$	4.8	5	5.2		6		V
Sesama Penentuan Waktu (Astabil)	$V_{CC} = 5V$	1.45	1.67	1.9		1.67		V
Arus Pemicu			0.5		0.5			mA
Tegangan Reset		0.4	0.7	1.0	0.4	0.7	1.0	V
Arus Reset			0.1		0.1			mA
Arus Ambang	Note 3		0.1	.25		0.1	.25	mA
Tarif Tegangan Pengosongan	$V_{CC} = 15V$	9.6	10	10.4	9.0	10	11	V
Tegangan Keluaran (rendah)	$V_{CC} = 5V$	2.9	3.33	3.8	2.6	3.33	4	V
	$I_{SINK} = 10\text{mA}$		0.1	0.15		0.1	.25	V
	$I_{SINK} = 50\text{mA}$		0.4	0.5		0.4	.75	V
	$I_{SINK} = 100\text{mA}$		2.0	2.2		2.0	2.5	V
	$I_{SINK} = 200\text{mA}$		2.5			2.5		V
	$V_{CC} = 5V$		0.1	0.25		.25		V
	$I_{SINK} = 5\text{mA}$							
	$I_{SINK} = 5\text{mA}$							
Peningkatan Tegangan Keluaran (rendah)	$I_{SOURCE} = 200\text{mA}$		12.5			12.5		
	$V_{CC} = 15V$							
	$I_{SOURCE} = 100\text{mA}$							
	$V_{CC} = 15V$	13.0	13.3		12.75	13.3		V
	$V_{CC} = 5V$	3.0	3.3		2.75	3.3		V
Waktu Naik untuk Keluaran			100			100		ndestik
Waktu Turun Keluaran			100			100		ndestik

CATATAN


1. Arus Suplai jika keluarannya tinggi bisaanya 1mA atau kurang.
2. Drift di $V_{CC} = 5V$ dan $V_{CC} = 15V$.
3. Ini akan menuntut haga maksimum dari $R_A + R_B$. Untuk Operasi 15V, R total maksimumnya = 20 MegaOhm.

RANGKAIAN EKUIVALEN (Diperlihatkan Hanya Satu Sisi Saja)




CIRI-CIRI KHAS


LEBAR DENYUT MINIMUM
YANG DIPERLUKAN UNTUK PEMICUAN




ARUS SUPPLY
vs. TEGANGAN SUPPLY




TEGANGAN KELUARAN RENDAH
vs. ARUS PEMERIMA KELUARAN




TEGANGAN KELUARAN TINGGI
vs. ARUS SUMBER KELUARAN



TEGANGAN KELUARAN RENDAH
vs. ARUS PEMERIMA KELUARAN



TEGANGAN KELUARAN RENDAH
vs. ARUS PEMERIMA KELUARAN



**SN5414, SN54LS14,
SN7414, SN74LS14
HEX SCHMITT-TRIGGER INVERTERS**
DECEMBER 1983—REVISED MARCH 1988

- Operation from Very Slow Edges
- Improved Line-Receiving Characteristics
- High Noise Immunity


description

Each circuit functions as an inverter, but because of the Schmitt action, it has different input threshold levels for positive (V_{T+}) and for negative going (V_{T-}) signals.

These circuits are temperature-compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals.


The SN5414 and SN54LS14 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7414 and the SN74LS14 are characterized for operation from 0°C to 70°C.

logic symbol[†]




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, N, and W packages.


logic diagram (positive logic)



SN5414, SN54LS14...J OR W PACKAGE
SN7414...N PACKAGE
SN74LS14...D OR N PACKAGE
(TOP VIEW)



SN54LS14...FK PACKAGE
(TOP VIEW)




NC—No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

schematics



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage: '14	5.5 V
'LS14	7 V
Operating free-air temperature: SN5414	-55°C to 125°C
SN74LS14	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to inverter ground terminal.

recommended operating conditions

	SNS414	SN7414	UNIT				
	MIN	NOM					
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
I _{OH} High-level output current			-0.8		-0.8	mA	
I _{OL} Low-level output current			16		16	mA	
T _A Operating free-air temperature	-55	125	0	70	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹		UNIT
	MIN	TYP ²	
V _{T+}	V _{CC} = 5 V	1.5	V
V _{T-}	V _{CC} = 5 V	0.6	V
Hysteresis		0.4	V
V _{T+} - V _{T-}	V _{CC} = 5 V	0.8	V
V _{I(X)}	V _{CC} = MIN., I ₁ = -12 mA	-1.5	V
V _{DH}	V _{CC} = MIN., V _I = 0.8 V, I _{OH} = -0.8 mA	2.4	V
V _{DL}	V _{CC} = MIN., V _I = 2 V, I _{OL} = 16 mA	0.2	V
I _{T+}	V _{CC} = 5 V, V _I = V _{T+}	-0.43	mA
I _{T-}	V _{CC} = 5 V, V _I = V _{T-}	-0.56	mA
I _I	V _{CC} = MAX., V _I = 5.5 V	1	mA
I _{IH}	V _{CC} = MAX., V _{IH} = 2.4 V	40	μA
I _{IL}	V _{CC} = MAX., V _{IL} = 0.4 V	-0.8	-1.2 mA
I _{OS}	V _{CC} = MAX	-18	-55 mA
I _{CCH}	V _{CC} = MAX	22	36 mA
I _{CCL}	V _{CC} = MAX	39	60 mA

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

² All typical values are at V_{CC} = 5 V, T_A = 25°C.

³ Not more than one output should be shorted at a time.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		UNIT
			R _L = 400 Ω,	C _L = 15 pF	
I _{PLH}	A	Y			ns
I _{PHL}					ns

recommended operating conditions

	SN54LS14			SN74LS14			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
I _{OH} High-level output current			-0.4			-0.4	mA
I _{OL} Low-level output current			4			8	mA
T _A Operating free air temperature	-55	125	0			70	C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹			SN54LS14		SN74LS14		UNIT		
	MIN	TYP	MAX	MIN	TYP	MAX				
V _{T+}	V _{CC} = 5 V			1.4	1.6	1.9	1.4	1.6	1.9	V
V _{T-}	V _{CC} = 5 V			0.5	0.8	1	0.5	0.8	1	V
Hysteresis				0.4	0.8		0.4	0.8		V
V _{T+} - V _{T-}	V _{CC} = 5 V									V
V _{IK}	V _{CC} = MIN, I _L = -18 mA						-1.5		-1.5	V
V _{CH}	V _{CC} = MIN, V _I = 0.5 V, I _{OH} = -0.4 mA			2.5	3.4		2.7	3.4		V
V _{OL}	V _{CC} = MIN, V _I = 1.9 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4		V
		I _{OL} = 8 mA					0.35	0.5		
I _{TI}	V _{CC} = 5 V, V _I = V _{T+}			-0.14			-0.14			mA
I _{TE}	V _{CC} = 5 V, V _I = V _{T-}			-0.18			-0.18			mA
I _I	V _{CC} = MAX, V _I = 7 V				0.1		0.1			mA
I _{IH}	V _{CC} = MAX, V _{IH} = 2.7 V				20		20			μA
I _{IL}	V _{CC} = MAX, V _{IL} = 0.4 V			-0.4			-0.4			mA
I _{OS}	V _{CC} = MAX			-20	-100		-20	-100		mA
I _{ICCH}	V _{CC} = MAX			8.6	16		8.6	16		mA
I _{ICCL}	V _{CC} = MAX			12	21		12	21		mA

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


² All typical values are at V_{CC} = 5 V, T_A = 25°C.

³ Not more than one output should be shorted at time, and duration of the short-circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
				15	22	ns	
I _{PHL}	A	Y	R _L = 2 kΩ, C _L = 15 μF	15	22	ns	
I _{PHL}				15	22	ns	

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

- NOTES: A. All diodes are 1N3064 or equivalent.
B. C_L includes probe and jig capacitance.
C. Generator characteristics and reference voltage are

	Generator Characteristics			Reference Voltages			
	Z _{out}	PRR	t _r	t _f	V _{Iref(H)}	V _{Iref(L)}	V _{Oref}
SN54 ¹ /SN74 ¹	50 Ω	1 MHz	10 ns	10 ns	1.7 V	0.9 V	1.5 V
SN54LS ² /SN74LS ²	50 Ω	1 MHz	15 ns	8 ns	1.6 V	0.8 V	1.3 V

TYPICAL CHARACTERISTICS OF '14 CIRCUITS

POSITIVE-GOING THRESHOLD VOLTAGE

vs
FREE-AIR TEMPERATURE




FIGURE 1

NEGATIVE-GOING THRESHOLD VOLTAGE

vs
FREE AIR TEMPERATURE




FIGURE 2

HYSTERESIS

vs
FREE AIR TEMPERATURE





FIGURE 3


Data for temperatures below 0°C and 70°C and supply voltages below 4.75V and above 5.25V are applicable for SN5414 only.

TYPICAL CHARACTERISTICS OF '14 CIRCUITS


DISTRIBUTION OF UNITS
FOR HYSTERESIS




THRESHOLD VOLTAGES
vs
SUPPLY VOLTAGE



HYSTERESIS
vs
SUPPLY VOLTAGE




OUTPUT VOLTAGE
vs
INPUT VOLTAGE




Data for temperatures below 0°C and above 70°C and supply voltages below 4.75 V and above 5.25 V are applicable for SN5414 only.

TYPICAL CHARACTERISTICS OF 'LS14 CIRCUITS


POSITIVE-GOING THRESHOLD VOLTAGE
vs
FREE-AIR TEMPERATURE




NEGATIVE-GOING THRESHOLD VOLTAGE
vs
FREE-AIR TEMPERATURE



HYSTERESIS
vs
FREE-AIR TEMPERATURE




DISTRIBUTION OF UNITS
FOR HYSTERESIS



Data for temperatures below 0°C and above 70°C and supply voltages below 4.75 V and above 5.25 V are applicable for SN54LS14 only.

TYPICAL CHARACTERISTICS OF 'LS14 CIRCUITS

THRESHOLD VOLTAGES AND HYSTERESIS
VS
SUPPLY VOLTAGE



2

TTL Devices

OUTPUT VOLTAGE
VS
INPUT VOLTAGE





FIGURE 13


Data for temperatures below 0°C and above 70°C and supply voltages below 4.75 V and above 5.25 V are applicable for SN54LS14 only.

TYPICAL APPLICATION DATA




2

TTL Devices



THRESHOLD DETECTOR



PULSE STRETCHER

**National
Semiconductor
Corporation**

ADC0801, ADC0802, ADC0803, ADC0804, ADC0805 8-Bit μ P Compatible A/D Converters

General Description


The ADC0801, ADC0802, ADC0803, ADC0804 and ADC0805 are CMOS 8-bit successive approximation A/D converters that use a differential potentiometric ladder—similar to the 256R products. These converters are designed to allow operation with the NSC800 and INS8080A derivative control bus with TRI-STATE® output latches directly driving the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor and no interfacing logic is needed.

Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.


Features

- Compatible with 8080 μ P derivatives—no interfacing logic needed • access time - 135 ns
- Easy interface to all microprocessors, or operates "stand alone".

Typical Applications



TL/H/5671-1



8080 Interface

Error Specification (Includes Full-Scale, Zero Error, and Non-Linearity)			
Part Number	Full-Scale Adjusted	V _{REF} /2 = 2.500 V _{DC} (No Adjustments)	V _{REF} /2 = No Connection (No Adjustments)
ADC0801	$\pm \frac{1}{4}$ LSB		
ADC0802		$\pm \frac{1}{4}$ LSB	
ADC0803	$\pm \frac{1}{2}$ LSB		
ADC0804		± 1 LSB	
ADC0805			± 1 LSB

TL/H/5671-31

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 3)

6.5V

Voltage

Logic Control Inputs	-0.3V to +18V
At Other Input and Outputs	-0.3V to (V _{CC} +0.3V)

Lead Temp. (Soldering, 10 seconds)

260°C

Dual-In-Line Package (plastic)

300°C

Dual-In-Line Package (ceramic)

300°C

Surface Mount Package

215°C

Vapor Phase (60 seconds)

220°C

Infrared (15 seconds)

220°C

-65°C to +150°C

875 mW

Storage Temperature Range

875 mW

Package Dissipation at T_A = 25°C

800V

ESD Susceptibility (Note 10)

4.5 V_{DC} to 6.3 V_{DC}

Operating Ratings (Notes 1 & 2)

Temperature Range

T_{MIN} ≤ T_A ≤ T_{MAX}

-55°C ≤ T_A ≤ 125°C

-40°C ≤ T_A ≤ 85°C

-40°C ≤ T_A ≤ 85°C

0°C ≤ T_A ≤ 70°C

0°C ≤ T_A ≤ 70°C

0°C ≤ T_A ≤ 70°C

Range of V_{CC}

Electrical Characteristics

The following specifications apply for V_{CC} = 5 V_{DC}, T_{MIN} ≤ T_A ≤ T_{MAX} and f_{CLK} = 640 kHz unless otherwise specified.

Parameter	Conditions	Min	Typ	Max	Units
ADC0801: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm \frac{1}{4}$	LS3
ADC0802: Total Unadjusted Error (Note 8)	V _{REF} /2 = 2.500 V _{DC}			$\pm \frac{1}{4}$	LS3
ADC0803: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm \frac{1}{2}$	LS3
ADC0804: Total Unadjusted Error (Note 8)	V _{REF} /2 = 2.500 V _{DC}			± 1	LS3
ADC0805: Total Unadjusted Error (Note 8)	V _{REF} /2-No Connection			± 1	LS3
V _{REF} /2 Input Resistance (Pin 9)	ADC0801/02/03/05	2.5	8.0		k Ω
	ADC0804 (Note 9)	0.75	1.1		k Ω
Analog Input Voltage Range	(Note 4) V(+ or V(-)	Gnd-0.05		V _{CC} +0.05	V _{DC}
DC Common-Mode Error	Over Analog Input Voltage Range		$\pm \frac{1}{16}$	$\pm \frac{1}{8}$	LS3
Power Supply Sensitivity	V _{CC} = 5 V _{DC} ± 10% Over Allowed V _{IN} (+) and V _{IN} (-) Voltage Range (Note 4)		$\pm \frac{1}{16}$	$\pm \frac{1}{8}$	LS3

AC Electrical Characteristics

The following specifications apply for V_{CC} = 5 V_{DC} and T_A = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
T _C	Conversion Time	f _{CLK} = 640 kHz (Note 6)	103	114		μ s
T _C	Conversion Time	(Note 5, 6)	68	73		1/I _{CX}
f _{CLK}	Clock Frequency	V _{CC} = 5V. (Note 5)	100	640	1460	kHz
	Clock Duty Cycle	(Note 5)	40	60	60	%
CR	Conversion Rate in Free-Running Mode	INTR tied to WR with CS = 0 V _{DC} , f _{CLK} = 640 kHz	8770	9708		conv. s
t _{W(WR)}	Width of WR Input (Start Pulse Width)	CS = 0 V _{DC} (Note 7)	100			ns
t _{ACC}	Access Time (Delay from Falling Edge of RD to Output Data Valid)	C _L = 100 pF		135	200	ns
t _{1H-1QH}	TRI-STATE Control (Delay from Rising Edge of RD to Hi-Z State)	C _L = 10 pF, R _L = 10k (See TRI-STATE Test Circuits)		125	200	ns
t _{WI-WRI}	Delay from Falling Edge of WI or RD to Reset of INTR			300	450	ns
C _{IN}	Input Capacitance of Logic Control Inputs			5	7.5	pF
C _{OUT}	TRI-STATE Output Capacitance (Data Buffers)			5	7.5	pF
CONTROL INPUTS (Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately)						
V _{IN} (1)	Logical "1" Input Voltage (Except Pin 4 CLK IN)	V _{CC} = 5.25 V _{DC}	2.0	15	V _{CC}	

AC Electrical Characteristics (Continued)

The following specifications apply for $V_{CC} = 5\text{VDC}$ and $T_{MIN} \leq T_A \leq T_{MAX}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
CONTROL INPUTS [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]						
$V_{IN(0)}$	Logical "0" Input Voltage (Except Pin 4 CLK IN)	$V_{CC} = 4.75\text{VDC}$			0.8	VDC
$I_{IN(1)}$	Logical "1" Input Current (All Inputs)	$V_{IN} = 5\text{VDC}$		0.005	1	μA_{DC}
$I_{IN(0)}$	Logical "0" Input Current (All Inputs)	$V_{IN} = 0\text{VDC}$	-1	-0.005		μA_{DC}
CLOCK IN AND CLOCK R						
V_{T+}	CLK IN (Pin 4) Positive Going Threshold Voltage		2.7	3.1	3.5	VDC
V_{T-}	CLK IN (Pin 4) Negative Going Threshold Voltage		1.5	1.8	2.1	VDC
V_H	CLK IN (Pin 4) Hysteresis $(V_{T+}) - (V_{T-})$		0.6	1.3	2.0	VDC
$V_{OUT(0)}$	Logical "0" CLK R Output Voltage	$I_O = 360\mu\text{A}$ $V_{CC} = 4.75\text{VDC}$			0.4	VDC
$V_{OUT(1)}$	Logical "1" CLK R Output Voltage	$I_O = -360\mu\text{A}$ $V_{CC} = 4.75\text{VDC}$	2.4			VDC
DATA OUTPUTS AND INTR						
$V_{OUT(0)}$	Logical "0" Output Voltage Data Outputs INTR Output	$I_{OUT} = 1.6\text{mA}, V_{CC} = 4.75\text{VDC}$ $I_{OUT} = 1.0\text{mA}, V_{CC} = 4.75\text{VDC}$			0.4	VDC
$V_{OUT(1)}$	Logical "1" Output Voltage	$I_O = -360\mu\text{A}, V_{CC} = 4.75\text{VDC}$	2.4			VDC
$V_{OUT(1)}$	Logical "1" Output Voltage	$I_O = -10\mu\text{A}, V_{CC} = 4.75\text{VDC}$	4.5			VDC
I_{OUT}	TRI-STATE Disabled Output Leakage (All Data Buffers)	$V_{OUT} = 0\text{VDC}$ $V_{OUT} = 5\text{VDC}$	-3		3	μA_{DC}
I_{SOURCE}		V_{OUT} Short to Gnd, $T_A = 25^\circ\text{C}$	4.5	6		mA_{DC}
I_{SINK}		V_{OUT} Short to V_{CC} , $T_A = 25^\circ\text{C}$	9.0	16		mA_{DC}
POWER SUPPLY						
I_{CC}	Supply Current (Includes Ladder Current)	$f_{CLK} = 640\text{kHz}$, $V_{REF/2} = \text{NC}$, $T_A = 25^\circ\text{C}$ and $CS = 5\text{V}$			1.1	mA
	ADC0801/02/03/04LCJ/05 ADC0804LCN/LCV/LCW			1.9	2.6	mA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to Gnd, unless otherwise specified. The separate A Gnd point should always be wired to the D Gnd.

Note 3: A zener diode exists, internally, from V_{CC} to Gnd and has a typical breakdown voltage of 7 VDC .

Note 4: For $V_{IN(+)} - V_{IN(-)} = 2\text{mV}$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see block diagram) which will forward conduct for analog voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 VDC to 5 VDC input voltage range will therefore require a minimum supply voltage of 4.950 VDC over temperature variations, initial tolerance and loading.

Note 5: Accuracy is guaranteed at $f_{CLK} = 640\text{kHz}$. At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275 ns.










Note 6: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 2 and section 2.0.

Note 7: The CS input is assumed to bracket the WR strobe input and therefore timing is dependent on the WR pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse (see timing diagrams).

Note 8: None of these A/Ds requires a zero adjust (see section 2.5.1). To obtain zero code at other analog input voltages see section 2.5 and Figure 5.

Note 9: The $V_{REF/2}$ pin is the center point of a two resistor divider connected from V_{CC} to ground. Each resistor is 2.2k, except for the ADC0804LCJ where each resistor is 18k. Total ladder input resistance is the sum of the two equal resistors.

Typical Performance Characteristics



GENERAL DESCRIPTION

8192-word x 8-bit UV Erasable and Programmable Read Only Memory

The 2764 is a 8192 word by 8 bit erasable and electrically programmable ROM. This device is packaged in a 28 pin dual-in-line package with transparent lid. The transparent lid on the package allows the memory content to be erased with ultraviolet light.

FEATURES


- Single Power Supply +5V \pm 5%
- Simple Programming Program Voltage: +21 V D.C. Program with one 50ms Pulse
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode.
- Access Time HN482764G-2 200ns max
HN482764G 250ns max
HN482764G-3* 300ns max
- High Performance Programming Available
- Low Standby current 35mA max

MODE SELECTION


Mode	Pins	\bar{CE} (20)	\bar{OE} (22)	PGM (27)	V _{PP} (1)	V _{CC} (28)	Outputs (11~13, 15~19)
Read		V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	Dout
Stand-by		V _{IH}	x	x	V _{CC}	V _{CC}	High Z
Program		V _{IL}	x	V _{IL}	V _{PP}	V _{CC}	Din
Program Verify		V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	Dout
Program Inhibit		V _{IH}	x	x	V _{PP}	V _{CC}	High Z

x = don't care

PIN CONNECTION



BLOCK DIAGRAM



GENERAL DESCRIPTION

16384-word x 8-bit UV Erasable and Programmable Read Only Memory

The 27128 is a 16384 word by 8 bit erasable and electrically programmable ROM. This device is packaged in a dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern, whereby a new pattern can be written into the device.


FEATURES

- Single Power supply +5V \pm 5%
- Simple Programming Program Voltage: +21 V DC Program with One 50ms Pulse
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode.
- Access Time 250ns/300ns/450ns
- Absolute Max. Rating of V_{PP} Pin 26.5V
- Low Stand-by Current 35mA
- High Performance Programming Available


MODE SELECTION

Mode	Pins	\bar{CE} (20)	\bar{OE} (22)	PGM (27)	V _{PP} (1)	V _{CC} (28)	Outputs (11~13, 15~19)
Read		V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	Dout
Stand by		V _{IH}	x	x	V _{CC}	V _{CC}	High Z
Program		V _{IL}	x	V _{IL}	V _{PP}	V _{CC}	Din
Program Verify		V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	Dout
Program Inhibit		V _{IH}	x	x	V _{PP}	V _{CC}	High Z

PIN CONNECTION




BLOCK DIAGRAM



46, 246 Penggerak/dekoder BCD-7-segmen dengan jalankeluar kolektor terbuka (30 V)

47, 247 dengan jalankeluar kolektor terbuka (15 V)

347, 447 dengan jalankeluar kolektor terbuka (7 V)



Decimal or Function	Inputs					Outputs							Notes
	LT	RBI	D	C	A	B	C	D	E	F	G		
0	H	H	H	L	L	H	ON	ON	ON	ON	ON	ON	OFF
1	H	H	X	L	L	H	ON	OFF	ON	OFF	OFF	OFF	ON
2	H	X	X	L	M	H	ON	ON	OFF	ON	OFF	ON	ON
3	H	X	X	M	M	H	ON	ON	ON	OFF	OFF	ON	ON
4	H	X	X	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON
5	H	X	X	M	M	H	OFF	ON	ON	ON	ON	ON	ON
6	H	X	X	M	M	H	OFF	ON	ON	ON	ON	ON	ON
7	H	X	X	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON
8	H	X	X	L	L	H	ON	ON	ON	OFF	ON	ON	ON
9	H	X	X	M	M	H	ON	ON	ON	OFF	OFF	ON	ON
10	H	X	X	M	M	H	OFF	OFF	ON	ON	OFF	ON	ON
11	H	X	X	L	L	H	OFF	OFF	ON	ON	OFF	ON	ON
12	H	X	X	M	M	H	OFF	ON	OFF	OFF	OFF	ON	ON
13	H	X	X	M	M	H	ON	OFF	OFF	OFF	OFF	ON	ON
14	H	X	X	M	M	H	OFF	OFF	OFF	OFF	OFF	ON	ON
15	H	X	X	M	M	H	OFF						
RBI	H	L	X	X	X	L	OFF						
LT	L	X	X	X	X	H	ON						

Function table

• 46A, 47A, LS47, LS247

• 246, 347, LS247, LS447


CATATAN:

1. Jalanmasuk polosan (B) harus terbuka atau ditaruh pada taraf logika tinggi bila fungsi-fungsi keluaran 0 hingga 15 diinginkan. Jalanmasuk polosan deret (RBI) harus terbuka atau tinggi ketika pemotongan nol dasar tidak diinginkan.
2. Kalau taraf logika rendah dikenakan dengan langsung kepada jalanmasuk polosan (B) maka semua jalankeluar segmen adalah off tak perlu akan taraf yang ada di seberang jalanmasuk lain.
3. Bila jalanmasuk polosan deret (RBI) dan juga jalanmasuk-jalanmasuk A, B, C, dan D berada dalam taraf rendah dengan lamp test tinggi, maka semua segmen keluaran off dan jalankeluar polosan deret (RBO) pergi ke taraf rendah (kondisi tanggap).
4. Kalau jalanmasuk polosan/jalankeluar polosan deret (B/RBO) terbuka atau dibiarkan tinggi, dan jalanmasuk lamp test dibuat rendah, maka semua segmen keluaran adalah on.


† B/RBO adalah logika AND kawat yang berguna sebagai jalanmasuk polosan (B) daripada jalankeluar polosan deret (RBO)

	Supply cur. (mA)	WPLH (ns)	WPHL (ns)
46A			
47A	64	100	100
246			
247			
LS47			
LS247			
LS347	7	100	100
LS447			


	Condition	Fan-in	Fan-out
46A	B/RBO imp.	L 2.5	
47A		H 1	
246	other imp.	L/M 1	
247	B/RBO outp.	L/M 5	
	other outp.	L 25	
LS47	B/RBO imp.	L 2	
LS247		H 1	
	other imp.	L/M 1	
	B/RBO outp.	L 8	
	other outp.	H 2.5	
		L 60	
LS347	B/RBO imp.	L 3	
LS447		H 1	
	other imp.	L/M 1	
	B/RBO outp.	L 8	
	other outp.	H 2.5	
		L 60	



Title: RANDUMUNI REGULAT (DD11)		
Size	Number	Revision
B	16-PDIP600	Sheet of
Date:	CWINSCH/PSEUDOTASCH	Drawn by:



Title		
RANGKAIAN ADC 0804		Revision
Size	Number	
A4		
Date:	26-Feb-2000	Sheet of
File:	C:\WINNT\TA-ADC.SCH	Drawn By:



BIODATA



Nama : Astriyani Ekowati
NRP : 5103095063
NIRM : 95.7.003.31073.51924
Tempat, Tanggal Lahir : Surabaya, 9 April 1977
Agama : Kristen
Alamat : Jl. Rungkut Menanggal Harapan
W /19, Surabaya.

Riwayat Pendidikan:

- ⇒ Tahun 1989 Lulus SDK Petra 9 Surabaya.
- ⇒ Tahun 1992 Lulus SMPK Petra 5 Surabaya.
- ⇒ Tahun 1995 Lulus SMAK Petra 5 Surabaya.
- ⇒ Tahun 2000 Lulus Sarjana Fakultas Teknik Jurusan Teknik Elektro Universitas Katolik Widya Mandala Surabaya.