


LAMPIRAN



MN3008

2048-STAGE LOW NOISE BBD


■ General description

The MN3008 is a 2048-stage long delay low noise BBD that provides a signal delay of up to 102.4msec.

The MN3008 is particularly suitable for use as reverberation effect in electronic musical instruments such as stereo equipment due to its long delay time.

■ Features


- Variable delay time of audio signal: 10.24 ~ 102.4ms.
- Clock component cancellation capability.
- No insertion loss: $L_i = 0\text{dB}$ typ.
- Wide dynamic range: S/N = 78dB typ.
- Wide frequency response: $f_i \leq 10\text{KHz}$.
- Low distortion: THD = 0.5% typ. ($V_i = 0.78\text{Vrms}$).
- Clock frequency range: 10 ~ 100KHz.
- P channel silicon gate process.
- Special 8-Lead Dual-In-Line Plastic Package.



■ Applications

- Reverberation effect of echo microphone and stereo equipments.
- Chorus effects in electronic musical instruments.
- Variable or fixed delay of analog signals.
- Telephone time compression and delay line for voice communication systems, etc.

■ Block Diagram



■ Quick Reference Data

Item	Symbol	Value	Unit
Supply Voltage	V_{DD}, V_{CC}	$-15, V_{DD} + 1$	V
Signal Delay Time	t_0	10.24~102.4	ms
Total Harmonic Distortion	THD	0.5	%
Signal to Noise Ratio	S/N	78	dB

■ Absolute Maximum Ratings ($T_a = 25^\circ C$)

Item	Symbol	Ratings	Unit
Terminal Voltage	V_{DD} , V_{GG} , V_{CP} , V_i	$-18 \sim +0.3$	V
Output Voltage	V_o	$-18 \sim +0.3$	V
Operating Temperature	T_{opr}	$-20 \sim +60$	°C
Storage Temperature	T_{stg}	$-55 \sim +125$	°C


■ Operating Conditions ($T_a = 25^\circ C$)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Drain Supply Voltage	V_{DD}		-14	-15	-16	V
Gate Supply Voltage	V_{GG}			$V_{DD} + 1$		V
Clock Voltage "H" Level	V_{CPH}		0		-1	V
Clock Voltage "L" Level	V_{CPL}			V_{DD}		V
Clock Input Capacitance	C_{CP}				1400	pF
Clock Frequency	f_{CP}		10		100	kHz
Clock Pulse Width *1	t_{cpw}				$0.5T^*2$	
Clock Rise Time *1	t_{cpr}				500	ns
Clock Fall Time *1	t_{cpf}				500	ns
Clock Cross Point *1	V_x		0		-3	V
Input DC Bias	V_{Bias}		-5		-10	V


■ Electrical Characteristics ($T_a = 25^\circ C$, $V_{DD} = V_{CPL} = -15V$, $V_{CPH} = 0V$, $V_{GG} = -14V$, $R_L = 100k\Omega$)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Signal Delay Time	t_D		10.24		102.4	ms
Input Signal Frequency	f_i	$f_{CP} = 40kHz$, $V_i = 1.7V_{rms}$ 3dB down (0dB at $f_i = 1kHz$)	10			kHz
Input Signal Swing	V_i	$f_{CP}=40kHz$, $f_i = 1 kHz$, THD = 2.5%	1.2			Vrms
Insertion Loss	L_i	$f_{CP}=40kHz$, $f_i = 1 kHz$, $V_i = 1.2V_{rms}$	-4	0	+4	dB
Total Harmonic Distortion	THD	$f_{CP}=40kHz$, $f_i = 1 kHz$, $V_i = 0.78V_{rms}$		0.5	2.5	%
Noise	V_{no}	$f_{CP} = 100kHz$, weighted by "A" curve			0.4	mVrms
Signal to Noise Ratio	S/N			78		dB


*1 Clock Pulse Waveforms












■ Terminal Assignments

*2 $T = 1/f_{CP}$ (Clock period)







■ Circuit Diagram




■ Typical Electrical Characteristic Curves

 $V_O - V_I$  $V_O - V_i$ THD - V_i  $V_{no} - f_{cp}$  $G_i - f_i$  $G_i - V_i$  G_i , THD - R_L  G_i , THD - T_{opr} THD - V_{CC} 

■ Supply Voltage Characteristics



■ Application Circuit



Reverberation Effect Generation Circuit (Signal Delay Over 100msec.)

MN3101

CLOCK GENERATOR/DRIVER CMOS LSI FOR BBD

■ Description


The MN3101 is a CMOS LSI generating two phase clock signal of low output impedance to drive MN3000 series BBD. Built-in V_{GG} power supply circuit for the MN3000 series BBD^{*} provides most suitable V_{GG} voltage for the BBD when the MN3101 is used with the same power source as BBD. Oscillation is abled by external resistors and capacitors, and also oscillation drive is possible by the separate excitation oscillation.

Clock signal frequency is 1/2 of oscillation frequency.

* MN3000 series BBDs

MN3001, MN3002, MN3003, MN3004, MN3005, MN3006, MN3007, MN3008, MN3009, MN3010, MN3011, MN3012.

Note) Clock signal generator is built-in the MN3003 and MN3012.




■ Features

- BBD direct driving capability of up to two MN3005s (equivalent to 8192-stages).
- Self and separate oscillations.
- Two phase clock output (Duty: 1/2).
- V_{GG} voltage generator is built-in for the BBD.
- Single power supply: $-8 \sim -16V$.
- 8-Lead Dual-In-Line Plastic Package.

■ Applications

- BBD clock generator/driver.

■ Block Diagram



■ Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit	Remarks
Drain Supply Voltage	V _{DD}	-18~+0.3	V	GND=0V
Input Terminal Voltage	V _I	V _{DD} -0.3~+0.3	V	GND=0V
Output Terminal Voltage	V _O	V _{DD} -0.3~+0.3	V	GND=0V
Power Dissipation	P _D	200	mW	
Operating Ambient Temperature	T _{OPR}	-10~+70	°C	
Storage Temperature	T _{STG}	-30~+125	°C	

■ Operating Condition (Ta = 25°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Drain Supply Voltage	V _{DD}	GND= 0 V	-8	-15	-16	V


■ Electrical Characteristics (Ta = 25°C, V_{DD} = -15V, GND = 0V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Input drain current	I _{DD}	No load		3		mA
Total Power Dissipation	P _{TOT}	Clock output 40kHz		45		mW
OX1 Input Terminal						
Voltage "H" Level	V _{IH}		0		-1	V
Voltage "L" Level	V _{IL}		V _{DD} +1		V _{DD}	V
Input Leakage Current	I _{IX}	V _I =0~-15V			30	μA
OX2 Output Terminal						
Output Current "H" Level	I _{OH1}	V _O =-1V	0.6			mA
Output Current "L" Level	I _{OL1}	V _O =-14V	0.5			mA
Output Leakage Current	I _{OL1}	V _O =V _{DD}			30	μA
Output Leakage Current	I _{LOH1}	V _O =GND			30	μA
OX3 Output Terminal						
Output Current "H" Level	I _{OH2}	V _O =-1V	1.5			mA
Output Current "L" Level	I _{OL2}	V _O =-14V	2			mA
Output Leakage Current	I _{OL2}	V _O =V _{DD}			30	μA
Output Leakage Current	I _{LOH2}	V _O =GND			30	μA
CP1, CP2 Output Terminal						
Output Current "H" Level	I _{OH3}	V _O =-1V	10			mA
Output Current "L" Level	I _{OL3}	V _O =-14V	10			mA
Output Leakage Current	I _{OL3}	V _O =V _{DD}			30	μA
Output Leakage Current	I _{LOH3}	V _O =GND			30	μA
V_{GG OUT} Output Terminal (*)						
Output Voltage	V _{GG OUT}			-14		V

(*) This terminal generates V_{GG} voltage exclusively applied for BBD manufactured by Matsushita Electronics Corporation, therefore, some times it might not be applicable for the device other than the V_{GG} voltage of MEC's BBD. V_{GG OUT} changes by following formula depending on the value of V_{DD}.

$$V_{GG \text{ OUT}} = \frac{14}{15} V_{DD}$$


■ Terminal Assignments



■ Terminal Description

Terminal No.	Symbol	I/O	Terminal Name	Description	
1	GND	Power supply	Ground	Connected to GND of the circuit.	
2	CP1	0	Clock output 1	This terminal outputs clock signal that is a reverse phase of CP2 with Duty 1/2, 1/2 frequency of oscillation frequency.	
3	V _{DD}	Power supply	V _{DD} apply	-15V is applied.	
4	CP 2	0	Clock output 2	This terminal outputs clock signal that is a reverse phase of CP 1.	
5	OX 3	0	C and R is connected.	C, R are connected in case of selfoscillation. (Refer to oscillation circuit).	In case of separate excitation, OX3 and OX2 are opened and OX1 is set to OSC input.
6	OX 2	0			
7	OX 1	1			
8	V _{GG} OUT	0	V _{GG} voltage output.	-14V is output. (V _{DD} = -15V) V _{GG} OUT = 14/15V _{DD} .	

■ Example of Oscillation Generation Circuit



Oscillation circuit of the MN3101 is composed of 2-stage inverter and oscillation frequency is defined by the time constant of C1 and R2 shown left.

Following is an example of C1, R1 and R2.
Figure 1 shows f_{cp*} - R2 characteristics.

Example	Constant	R ₁ (Ω)	R ₂ (Ω)	C ₁ (pF)	f _{osc**} (kHz)	f _{cp*} (kHz)
Example ①		0	5k~1M	33	15~1500	7.5~750
Example ②		22k	5k~1M	100	5.2~440	2.6~220
Example ③		22k	5k~1M	210	1.4~280	0.7~140

* Clock output frequency of CP1 or CP2 terminals.

** Oscillation frequency of OX1, OX2 and OX3.




Figure 1 Example of characteristics of clock oscillation frequency.

■ The maximum clock frequency

The upper limit of the value of clock frequency is determined depending on the load capacitance and power consumption.

The permissible dissipation for this LSI is $P_D = 200mW$.

If the clock frequency on the load capacitance is increased, the power consumption will be increased. (Refer to Figure 2.)

Accordingly, in order to utilize the MN3101 with dissipation less than the permissible value, it is necessary to select adequate values for the clock frequency and load capacitance.

Figure 3 shows an example of the dependence of the maximum clock frequency on the load capacitance in $P_D = 150mW$.

By connecting a resistance to the clock output terminal, it is made possible to increase the value of the maximum clock frequency without increasing dissipation. (Refer to Figures 2 and 3.)

It is because the dissipation on the LSI side is lessened, as a part of the power consumption required for driving the load capacitance is consumed by the series resistance.




Figure 2 Example of the dependence of power consumption on the clock frequency.





Figure 3 Example of the load capacitance characteristic of the maximum clock frequency in the power consumption of 150mW.



TL084 TL084A - TL084B

GENERAL PURPOSE J-FET QUAD OPERATIONAL AMPLIFIERS

- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 16V/ μ s (typ)



ORDER CODE

Part Number	Temperature Range	Package		
		N	D	P
TL084M/AM/BM	-55°C, +125°C	•	•	•
TL084I/AI/BI	-40°C, +105°C	•	•	•
TL084C/AC/BC	0°C, +70°C	•	•	•

Example : TL084CN, TL084CD

N = Dual in Line Package (DIP)

D = Small Outline Package (SO) - also available in Tape & Reel (DT)

P = Thin Shrink Small Outline Package (TSSOP) - only available


in Tape & Reel (PT)

DESCRIPTION

The TL084, TL084A and TL084B are high speed J-FET input quad operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.


The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.

PIN CONNECTIONS (top view)



TL084 - TL084A - TL084B

SCHEMATIC DIAGRAM (each amplifier)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	TL084M, AM, BM	TL084I, AI, BI	TL084C, AC, BC	Unit
V _{CC}	Supply voltage - note ¹⁾		±18		V
V _i	Input Voltage - note ²⁾		±15		V
V _{id}	Differential Input Voltage - note ³⁾		±30		V
P _{tot}	Power Dissipation		680		mW
	Output Short-circuit Duration - note ⁴⁾		Infinite		
T _{oper}	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range		-65 to +150		°C

1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC}⁺ and V_{CC}⁻.
2. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
3. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 15V, T_{amb} = +25^\circ C$ (unless otherwise specified)


Symbol	Parameter	TL084I,M,AC,AI,AM, BC,BI,BM			TL084C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_s = 50\Omega$) $T_{amb} = +25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$	TL084 TL084A TL084B TL084 TL084A TL084B	3	10		3	10	mV
			3	6				
			1	3				
				13				
				7				
				5				
DV_{io}	Input Offset Voltage Drift		10			10		$\mu V/^\circ C$
I_{io}	Input Offset Current - note 1) $T_{amb} = +25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$		5	100		5	100	pA
				4				nA
I_{ib}	Input Bias Current - note 1 $T_{amb} = +25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$		20	200		20	400	pA
				20				nA
A_{vd}	Large Signal Voltage Gain ($R_L = 2k\Omega, V_o = \pm 10V$) $T_{amb} = +25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$	50 25	200		25	200		V/mV
					15			
SVR	Supply Voltage Rejection Ratio ($R_S = 50\Omega$) $T_{amb} = +25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		70	86		dB
					70			
I_{cc}	Supply Current, no load, per amplifier $T_{amb} = +25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$			1.4	2.5		1.4	2.5
					2.5			mA
V_{icm}	Input Common Mode Voltage Range	± 11	+15 -12		± 11	+15 -12		V
CMR	Common Mode Rejection Ratio ($R_S = 50\Omega$) $T_{amb} = +25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		70	86		dB
					70			
I_{os}	Output Short-circuit Current $T_{amb} = +25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$	10 10	40	60	10	40	60	mA
				60	10		60	
$\pm V_{opp}$	Output Voltage Swing $T_{amb} = +25^\circ C$ $RL = 2k\Omega$ $T_{min} \leq T_{amb} \leq T_{max}$	10 12 10 12	12		10	12		V
					12	13.5		
					10			
					12			
SR	Slew Rate ($T_{amb} = +25^\circ C$) $V_{in} = 10V, R_L = 2k\Omega, C_L = 100pF$, unity gain		8	16		8	16	$V/\mu s$
t_r	Rise Time ($T_{amb} = +25^\circ C$) $V_{in} = 20mV, R_L = 2k\Omega, C_L = 100pF$, unity gain			0.1			0.1	μs
K_{ov}	Overshoot ($T_{amb} = +25^\circ C$) $V_{in} = 20mV, R_L = 2k\Omega, C_L = 100pF$, unity gain			10			10	%
GBP	Gain Bandwidth Product ($T_{amb} = +25^\circ C$) $V_{in} = 10mV, R_L = 2k\Omega, C_L = 100pF, f = 100kHz$	2.5	4		2.5	4		MHz
R_i	Input Resistance			10^{12}			10^{12}	Ω

TL084 - TL084A - TL084B


Symbol	Parameter	TL084I,M,AC,AI,AM, BC,BI,BM			TL084C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
THD	Total Harmonic Distortion ($T_{amb} = +25^{\circ}\text{C}$), $f = 1\text{kHz}$, $R_L = 2\text{k}\Omega$, $C_L = 100\text{pF}$, $A_v = 20\text{dB}$, $V_o = 2V_{pp}$		0.01			0.01		%
e_n	Equivalent Input Noise Voltage $R_S = 100\Omega$, $f = 1\text{KHz}$		15			15		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
\emptyset_m	Phase Margin		45			45		degrees
V_{o1}/V_{o2}	Channel Separation $A_v = 100$		120			120		dB

1. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE versus FREQUENCY




MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE versus FREQUENCY




MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE versus FREQUENCY




MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE versus FREE AIR TEMP.



MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE versus LOAD RESISTANCE




MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE versus SUPPLY VOLTAGE




TL084 - TL084A - TL084B


INPUT BIAS CURRENT versus FREE AIR TEMPERATURE




LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION versus FREE AIR TEMP.




LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT versus FREQUENCY




TOTAL POWER DISSIPATION versus FREE AIR TEMPERATURE




SUPPLY CURRENT PER AMPLIFIER versus FREE AIR TEMPERATURE




SUPPLY CURRENT PER AMPLIFIER versus SUPPLY VOLTAGE




COMMON MODE REJECTION RATIO versus
FREE AIR TEMPERATURE




VOLTAGE FOLLOWER LARGE SIGNAL PULSE
RESPONSE




OUTPUT VOLTAGE versus ELAPSED TIME



EQUIVALENT INPUT NOISE VOLTAGE versus
FREQUENCY



TOTAL HARMONIC DISTORTION versus FREQUENCY



TL084 - TL084A - TL084B

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATIONS

AUDIO DISTRIBUTION AMPLIFIER




TYPICAL APPLICATIONS (continued)


POSITIVE FEEDBACK BANDPASS FILTER



OUTPUT A




OUTPUT B




TL084 - TL084A - TL084B

PACKAGE MECHANICAL DATA
14 PINS - PLASTIC DIP



Dim.	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
a1	0.51			0.020		
B	1.39		1.65	0.055		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		15.24			0.600	
F			7.1			0.280
i			5.1			0.201
L		3.3			0.130	
Z	1.27		2.54	0.050		0.100

PACKAGE MECHANICAL DATA
14 PINS - PLASTIC MICROPACKAGE (SO)




Dim.	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.069
a ₁	0.1		0.2	0.004		0.008
a ₂			1.6			0.063
b	0.35		0.46	0.014		0.018
b ₁	0.19		0.25	0.007		0.010
C		0.5			0.020	
c ₁	45° (typ.)					
D (1)	8.55		8.75	0.336		0.344
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e ₃		7.62			0.300	
F (1)	3.8		4.0	0.150		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.020		0.050
M			0.68			0.027
S	8° (max.)					

Note : (1) D and F do not include mold flash or protrusions - Mold flash or protrusions shall not exceed 0.15mm (.066 inc) ONLY FOR DATA BOOK.

PACKAGE MECHANICAL DATA

14 PINS - THIN SHRINK SMALL OUTLINE PACKAGE



Dim.	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.20			0.05
A1	0.05		0.15	0.01		0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.15
c	0.09		0.20	0.003		0.012
D	4.90	5.00	5.10	0.192	0.196	0.20
E		6.40			0.252	
E1	4.30	4.40	4.50	0.169	0.173	0.177
e		0.65			0.025	
k	0°		8°	0°		8°
l	0.50	0.60	0.75	0.09	0.0236	0.030

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom

© <http://www.st.com>

