




LAMPIRAN

TIP RING



Komponen

Resistor

R1, R3, R12	1K
R2	47K
R3	4.7K
R4	10K
R5, R7, R13	100K
R9	39K
VR1	10K

Capasitor

C1, C2, C7	10n
C4	4.7n
C5, C6	2200u


Semikonduktor

D1, D3, D4, D5	1N4001
D2	4x1N4002
IC1	8870
IC2	7432
IC3	LM339
IC4	7805
T1, T2	BD139

Switch

1x SPST switch	
2x Relay Capot	

in31



Title		
SISTEM MIKROKONTROLER		
Size	Number	Revision
A4		
Date:	14-Jul-2000	Sheet of
File:	C:\MYDOCU~1\TUGASA~1\MIKROKONTROLER	Drawn By:

```

WR_CTRL_REG      EQU 2000H
WR_DATA_REG      EQU 2001H
RD_CTRL_REG      EQU 2002H
RD_DATA_REG      EQU 2003H
COUNTER          EQU 39H

```

```

ORG 0000H
AJMP MAIN

```

```

ORG 100H

```

```

MAIN:      MOV SP,#70H

```

```

ACALL INIT_LCD

```

```

LOGO:      ACALL PRT_TITLE1
ACALL PRT_TITLE2

```

```

JB P1.7,ZERO_DIAL      ;OFF HOOK?
SJMP LOGO

```

```

ZERO_DIAL: ACALL PRT_MESSAGE2      ;ENTER YOUR NUMBER
WAIT:      JB P1.6,NEXT
SJMP WAIT

```

```

NEXT:      ACALL ZERO_TEST
JNB P15,STOP      ;P15 =0= PROTECTED
JBC P14,LOGO

```

```

PROCESS:   JB P1.6,DATA_READ      ;DIAL DITEKAN?
JNB P1.7,LOGO      ;OFF HOOK?
SJMP PROCESS

```

```

STOP:      SETB P3.0      ;relay on
ACALL PRT_FAIL
SJMP STOP

```

```

;-----
ZERO_TEST: PUSH DPH
PUSH DPL
PUSH PSW

```

```

ACALL READ_DATA
ACALL DATA_OUT

```



```

        CJNE A,#0,ASSIGN2
        AJMP SLJJ
ASSIGN2:    CJNE A,#1,ASSIGNX
            SJMP READ33
ASSIGNX:    AJMP ASSIGN
READ33:     JB P1.6,SECOND           ;DIAL DITEKAN?
            SJMP READ33

SECOND:     ACALL READ_DATA
            MOV A,BUFFER
            ACALL DATA_OUT

            CJNE A,#0,ASSIGN

READ333:    JB P1.6,THIRD           ;DIAL DITEKAN?
            SJMP READ333

THIRD:      MOV R7,#6              ;READ 3Th NUMBER
            ACALL READ_DATA
            ACALL DATA_OUT

            CJNE A,#1,ASSIGN

SLJJ:       ACALL PRT_MESSAGE1      ;SLJJ
            ACALL PASSWORD_READ
            ACALL COMPARE

            JNB EOS,UNPROTECT

            ACALL PRT_MESSAGE4      ;ILEGAL CONTACT
            SJMP CONTINUED

UNPROTECT:  ACALL PRT_MESSAGE3      ;LEGAL CONTACT

            SETB P3.0               ;INIT CONTACT
            CLR P3.0

            ACALL PRT_MESSAGE2

PROCESS2:   JB P1.6,DATA_READ2      ;DIAL DITEKAN?
            JNB P1.7,LOGO3
            SJMP PROCESS2

LOGO3:      AJMP LOGO

```

DATA_READ2: ACALL READ_DATA

NORMAL2: ACALL DATA_OUT
 MOV COUNTER,#1
 SJMP PROCESS2

CONTINUED: POP PSW
 POP DPL
 POP DPH
 RET

PASSWORD_READ: PUSH DPH
 PUSH DPL
 PUSH PSW

READ: JB P1.6,PASSWORD_RD ;DIAL DITEKAN?
 SJMP READ

PASSWORD_RD: ACALL READ_DATA
 ACALL DATA_OUT

 POP PSW
 POP DPL
 POP DPH

 RET

COMPARE: PUSH DPH
 PUSH DPL
 PUSH PSW

UNFAIL2: MOV A,DIGIT2
 CJNE A,#5,FAIL
 CLR EOS ;EOT =1 IF MATCH

UNFAIL3: MOV A,DIGIT3
 CJNE A,#1,FAIL
 CLR EOS ;EOT =1 IF MATCH

UNFAIL4: MOV A,DIGIT4
 CJNE A,#9,FAIL

```

        CLR EOS          ;EOT =1 IF MATCH

UNFAIL5:    MOV A,DIGIT5
            CJNE A,#4,FAIL
            CLR EOS      ;EOT =1 IF MATCH

UNFAIL6:    MOV A,DIGIT6
            CJNE A,#5,FAIL
            CLR EOS      ;EOT =1 IF MATCH
            SJMP EXIT

FAIL:       SETB EOS

EXIT:       POP PSW
            POP DPL
            POP DPH
            RET
;-----
PRT_TITLE1:  PUSH DPH
            PUSH DPL
            MOV DPTR,#HEADER1
            ACALL OUT_CHAR
            ACALL LOCATE2
            MOV DPTR,#HEADER2
            ACALL OUT_CHAR

            MOV DPTR,#HEADER3
            ACALL OUT_CHAR
            MOV DPTR,#HEADER4
            ACALL OUT_CHAR

            POP DPL
            POP DPH
            RET
;-----
PRT_TITLE2:  PUSH DPH
            PUSH DPL

            MOV DPTR,#HEADER5
            ACALL OUT_CHAR
            MOV DPTR,#HEADER6
            ACALL OUT_CHAR

```

```
MOV DPTR,#HEADER7
ACALL OUT_CHAR
MOV DPTR,#HEADER8
ACALL OUT_CHAR
```

```
POP DPL
POP DPH
RET
```

```
;-----
PRT_MESSAGE1:  PUSH DPH
                PUSH DPL
                MOV DPTR,#HEADER9
                ACALL OUT_CHAR
                MOV DPTR,#HEADER10
                ACALL OUT_CHAR
```

```
POP DPL
POP DPH
RET
```

```
;-----
PRT_MESSAGE2:  PUSH DPH
                PUSH DPL
                MOV DPTR,#HEADER11
                ACALL OUT_CHAR
                MOV DPTR,#HEADER12
                ACALL OUT_CHAR
                POP DPL
                POP DPH
                RET
```

```
;-----
PRT_MESSAGE3:  PUSH DPH
                PUSH DPL
                MOV DPTR,#HEADER13
                ACALL OUT_CHAR
                MOV DPTR,#HEADER14
                ACALL OUT_CHAR
                POP DPL
                POP DPH
                RET
```

```
;-----
PRT_MESSAGE4:  PUSH DPH
                PUSH DPL
                MOV DPTR,#HEADER15
```

```
ACALL OUT_CHAR
MOV DPTR,#HEADER16
ACALL OUT_CHAR
POP DPL
POP DPH
RET
```

```
;-----
INIT_LCD:    PUSH DPH
              PUSH DPL
              PUSH PSW
              PUSH ACC
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV A,#00111000B
              ACALL CTRL_OUT
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV A,#00111000B
              ACALL CTRL_OUT
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV A,#00111000B
              ACALL CTRL_OUT
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV A,#00111000B
              ACALL CTRL_OUT
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV A,#00001000B
              ACALL CTRL_OUT
              MOV R0,#0FFH
              ACALL DELAY_LOOP
              MOV A,#00000001B
              ACALL CTRL_OUT
```

```
MOV R0,#0FFH
ACALL DELAY_LOOP
MOV A,#00000110B
ACALL CTRL_OUT
POP ACC
POP PSW
POP DPL
POP DPH
RET
```

```
;-----
CLEAR_DISPLAY:  PUSH DPH
                PUSH DPL
                MOV A,#00000001B
                ACALL CTRL_OUT
                MOV R0,#0FFH
                ACALL DELAY_LOOP
                POP DPL
                POP DPH
                RET
```


```
;-----
DELAY_5S:      PUSH DPH
                PUSH DPL
DEL3:          MOV R5,#8H
                DJNZ R5,DEL3
                POP DPL
                POP DPH
                RET
```

```
;-----
PRT_FAIL:      PUSH DPH
                PUSH DPL
                MOV DPTR,#FAIL1
                ACALL OUT_CHAR
                MOV DPTR,#FAIL2
                ACALL OUT_CHAR
                POP DPL
                POP DPH
                RET
```

```
;-----
HEADER1        DB ' MICROCONTROLLER'
HEADER2        DB '  DRIVEN  '
HEADER3        DB ' TELEPHONE '
HEADER4        DB ' PROTECTOR '
HEADER5        DB ' DESIGNED BY: '
HEADER6        DB 'HIDAYAT SETIAWAN'
```

```
HEADER7      DB ' FTE UNIKA '
HEADER8      DB ' WIDYA MANDALA '
HEADER9      DB ' ENTER YOUR '
HEADER10     DB ' PASSWORD NUMBER'
HEADER11     DB ' ENTER YOUR '
HEADER12     DB ' TELEPHONE NUMBER'
HEADER13     DB ' LEGAL CONTACT '
HEADER14     DB ' PLEASE CONTINUE'
HEADER15     DB ' ILEGAL CONTACT '
HEADER16     DB ' SYSTEM DISABLE '
FAIL1        DB ' FAIL '
FAIL2        DB ' CONTACT '

END
```



8870B/MT8870B-1 ISO2-CMOS

Absolute Maximum Ratings¹

	Parameter	Symbol	Min	Max	Units
1	Power supply voltage $V_{DD}-V_{SS}$			6	V
2	Voltage on any pin		$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
3	Current at any pin (other than supply)			10	mA
4	Operating temperature	T_A	-40	+85	°C
5	Storage temperature		-65	+150	°C
6	Package power dissipation			1000	mW

¹ Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Derate above 75°C at 16 mW/°C. All leads soldered to board.

Recommended Operating Conditions - Voltages are with respect to ground (V_{SS}) unless otherwise stated

	Characteristics	Sym	Min	Typ ¹	Max	Units	Test Conditions
1	Positive Supply Voltages	V_{DD}		5		V	$V_{SS} = 0V$
2	Oscillator Clock Frequency	f_c		3.579545		MHz	
3	Oscillator Frequency Tolerance	Δf_c		±0.1		%	

¹ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

DC Electrical Characteristics - $V_{DD} = 5.0V \pm 5\%$, $V_{SS} = 0V$. Voltages are with respect to ground (V_{SS}) unless otherwise stated

	Characteristics	Sym	Min	Typ ¹	Max	Units	Test Conditions
1	Operating supply voltage	V_{DD}	4.75	5.0	5.25	V	
2	Operating supply current	I_{DD}		3.0	9.0	mA	
3	Power consumption	P_O		15	45	mW	$f = 3.58 \text{ MHz}; V_{DD} = 5V$
4	High level input	V_{IH}	3.5			V	
5	Low level input voltage	V_{IL}			1.5	V	
6	Input leakage current	I_{IH}/I_{IL}		0.1		μA	$V_{IN} = V_{SS} \text{ or } V_{DD}$
7	Pull-up (source) current	I_{LH}		7.5	15	μA	TOE (pin 10) = 0V
8	Input impedance ($I_{IN} = I_{IN} - I$)	R_{IN}		10		M Ω	@ 1 kHz
9	Steering threshold voltage	V_{TST}	2.2		2.5	V	
10	Low level output voltage	V_{OL}			$V_{SS} + 0.03$	V	No load
11	High level output voltage	V_{OH}	$V_{DD} - 0.03$			V	No load
12	Output low (sink) current	I_{OL}	1	2.5		mA	$V_{OUT} = 0.4V$
13	Output high (source) current	I_{OH}	0.4	0.8		mA	$V_{OUT} = 4.6V$
14	V_{REF} output voltage	V_{REF}	2.4		2.7	V	No load
15	V_{REF} output resistance	R_{OR}		10		k Ω	

¹ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.



ISO²-CMOS MT8870B/MT8870B-1 Integrated DTMF Receiver

Features

- Complete DTMF Receiver
- Low Power Consumption
- Internal Gain Setting Amplifier
- Adjustable Guard Time
- Central Office Quality

Applications

- Receiver System for British Telecom (BT) or CEPT Spec (MT8870B-1)
- Paging Systems
- Repeater Systems/Mobile Radio
- Credit Card Systems
- Remote Control
- Personal Computers

Description

The MT8870B/MT8870B-1 is a complete DTMF receiver integrating both the bandsplit filter and digital decoder functions, fabricated in Mitel's double poly ISO²-CMOS technology. The filter section uses switched capacitor techniques for high and low group filters; the decoder uses digital

9161-002-051-NA

ISSUE 2

December 1987

Pin Connections

IN +	1	18	VDD
IN -	2	17	SUGT
GS	3	16	ES1
VRef	4	15	STD
IC*	5	14	Q4
IC*	6	13	Q3
OSC1	7	12	Q2
OSC2	8	11	Q1
VSS	9	10	TC1

* Connected to VSS

Ordering Information

MT8870BE/MT8870BE-1 Plastic DIP
MT8870BC/MT8870BC-1 Cerdip
-40°C to +85°C




Figure 1 - Functional Block Diagram

ISO2-CMOS MT8870B/MT8870B-1

Operating Characteristics¹ - Voltages are with respect to ground (V_{SS}) unless otherwise stated
Gain Setting Amplifier

	Characteristics	Sym	Min	Typ ¹	Max	Units	Test Conditions
1	Input leakage current	I_{IN}		100		nA	$V_{SS} \leq V_{IN} \leq V_{DD}$
2	Input resistance	R_{IN}		10		M Ω	
3	Input offset voltage	V_{OS}		25		mV	
4	Power supply rejection	PSRR		60		dB	1 KHz
5	Common mode rejection	CMRR		60		dB	$-3.0V \leq V_{IN} \leq 3.0V$
6	DC open loop voltage gain	A_{VOL}		65		dB	
7	Open loop unity gain bandwidth	f_c		1.5		MHz	
8	Output voltage swing	V_O		4.5		V_{DD}	$R_L \geq 100K\Omega$ to V_{SS}
9	Maximum capacitive load (GS)	C_L		100		pF	
10	Maximum resistive load (GS)	R_L		50		K Ω	
11	Common mode range	V_{CM}		3.0		V_{DD}	No Load

¹ $V_{DD} = 5V$, $V_{SS} = 0V$, $T_A = 25^\circ C$

¹ Typical figures are at $25^\circ C$ and are for design aid only: not guaranteed and not subject to production testing.

MT8870B AC Electrical Characteristics¹ - Voltages are with respect to ground (V_{SS}) unless otherwise stated

	Characteristics	Sym	Min	Typ	Max	Units	Notes
1	Valid input signal levels (each tone of composite signal)		-29			dBm	1,2,3,5,6,9
			27.5			mV _{RMS}	1,2,3,5,6,9
					+1	dBm	1,2,3,5,6,9
					869	mV _{RMS}	1,2,3,5,6,9
2	Positive twist accept			10		dB	2,3,6,9
3	Negative twist accept			10		dB	2,3,6,9
4	Freq. deviation accept		$\pm 1.5\% \pm 2Hz$			Nom.	2,3,5,9
5	Freq. deviation reject		$\pm 3.5\%$			Nom.	2,3,5,9
6	Third tone tolerance			-16		dB	2,3,4,5,9
7	Noise tolerance			-12		dB	2,3,4,5,7,9,10
8	Dial tone tolerance			± 22		dB	2,3,4,5,8,9,11

¹ $V_{DD} = 5V$, $V_{SS} = 0V$, $T_A = 25^\circ C$ and $f_c = 3.579545$ MHz using test circuit shown in Figure 2

NOTES

1. dBm = decibels above or below a reference power of 1 mW into a 600 ohm load
2. Digit sequence consists of all DTMF tones
3. Tone duration = 40 ms, tone pause = 40 ms
4. Signal condition consists of nominal DTMF frequencies
5. Both tones in composite signal have an equal amplitude
6. Tone pair is deviated by $\pm 1.5\% \pm 2Hz$
7. Bandwidth limited (3 kHz) Gaussian noise
8. The precise dial tone frequencies are (350 Hz and 440 Hz) $\pm 2\%$
9. For an error rate of better than 1 in 10,000.
10. Referenced to lowest level frequency component in DTMF signal
11. Referenced to the minimum valid accept level.

MT8870B/MT8870B-1 ISO2-CMOS

MT8870B-1 AC Electrical Characteristics¹ : Voltages are with respect to ground (V_{cc}) unless otherwise stated

	Characteristics	Sym	Min	Typ	Max	Units	Notes
1	Valid input signal levels (each tone of composite signal)		-31			dBm	1,2,3,5,6,9
			21.8			mV _{RMS}	1,2,3,5,6,9
					+1	dBm	1,2,3,5,6,9
					869	mV _{RMS}	1,2,3,5,6,9
2	Input Signal Level Reject		-37			dBm	1,2,3,5,6,9
			10.9			mV _{RMS}	1,2,3,5,6,9
3	Positive twist accept				6	dB	2,3,6,9
4	Negative twist accept				6	dB	2,3,6,9
5	Freq. deviation accept		$\pm 1.5\% \pm 2\text{Hz}$				2,3,5,9
6	Freq. deviation reject		$\pm 3.5\%$				2,3,5,9
7	Third tone tolerance		-18.5			dB	2,3,4,5,9,12
8	Noise tolerance			-12		dB	2,3,4,5,7,9,10
9	Dial tone tolerance			+22		dB	2,3,4,5,8,9,11

¹ V_{DD} = 5 V, V_{SS} = 0, T_A = 25°C and f_c = 3 579 545 MHz using test circuit shown in Figure 2.

NOTES

1. dBm = decibels above or below a reference power of 1 mW into a 600 ohm load.
2. Digit sequence consists of all DTMF tones.
3. Tone duration = 40 ms, tone pause = 40 ms.
4. Signal condition consists of nominal DTMF frequencies.
5. Both tones in composite signal have an equal amplitude.
6. Tone pair is deviated by $\pm 1.5\% \pm 2\text{Hz}$.
7. Bandwidth limited (3 kHz) Gaussian noise.
8. The precise dial tone frequencies are (350 Hz and 440 Hz) $\pm 2\%$.
9. For an error rate of better than 1 in 10,000.
10. Referenced to lowest level frequency component in DTMF signal.
11. Referenced to the minimum valid accept level.
12. Referenced to Fig. 10 Input DTMF Tone Level at -25 dBm (-28 dBm at GS Pin) Interference Frequency Range between 480-3400 Hz.

ISO2-CMOS MT8870B/MT8870B-1

AC Electrical Characteristics -- Voltages are with respect to ground (V_{SS}) unless otherwise stated

		Characteristics	Sym	Min	Typ ^a	Max	Units	Test Conditions
1	T I M I N G	Tone present detect time	t _{DP}	5	11	14	ms	see Figure 3
2		Tone absent detect time	t _{DA}	0.5	4	8.5	ms	see Figure 3
3		Tone duration accept	t _{REC}			40	ms	User adjustable
4		Tone duration reject	t _{REC}	20			ms	User adjustable
5		Interdigit pause accept	t _{ID}			40	ms	User adjustable
6		Interdigit pause reject	t _{ID}	20			ms	User adjustable
7	O U T P U T S	Propagation delay (St to Q)	t _{PQ}		8	11	μs	TOE = V _{DD}
8		Propagation delay (St to StD)	t _{PStD}		12		μs	TOE = V _{DD}
9		Output data set up (Q to StD)	t _{QStD}		3.4		μs	TOE = V _{DD}
10		Propagation delay (TOE to Q ENABLE)	t _{PTe}		50		ns	RL = 10KΩ CL = 50 pF
11		Propagation delay (TOE to Q DISABLE)	t _{PTD}		300		ns	RL = 10KΩ CL = 50 pF
12	C L O C K	Crystal /clock frequency	f _c	3 5759	3.5795	3.5831	MHz	
13		Clock input rise time	t _{MCL}			110	ns	Ext. clock
14		Clock input fall time	t _{MCL}			110	ns	Ext. clock
15		Clock input duty cycle	DC _{CL}	40	50	60	%	Ext. clock
16		Capacitive load (OSC2)	C _{LO}			30	pF	

[†] $V_{DD} = 5.0V$, $V_{SS} = 0V$, $T_A = 25^\circ C$ and $f_C = 3.579545$ MHz, using test circuit shown in Figure 2

[‡] Typical figures are at $25^\circ C$ and are for design aid only, not guaranteed and not subject to production testing




Figure 2 - Single-Ended Input Configuration

MT8870B/MT8870B-1 ISO2-CMOS

Pin Description

Pin #	Name	Description
1	IN +	Non-Inverting Op-Amp (Input).
2	IN -	Inverting Op-Amp (Input).
3	GS	Gain Select. Gives access to output of front end differential amplifier for connection of feedback resistor.
4	V _{Ref}	Reference Voltage (Output). Nominally V _{DD} /2 is used to bias inputs at mid-rail (see Fig. 2).
5	IC	Internal Connection. Must be tied to V _{SS} .
6	IC	Internal Connection. Must be tied to V _{SS} .
7	OSC1	Clock (Input)
8	OSC2	Clock (Output). A 3.579545 MHz crystal connected between pins OSC1 and OSC2 completes the internal oscillator circuit.
9	V _{SS}	Negative Power Supply (Input).
10	TOE	Three State Output Enable (Input). Logic high enables the outputs Q1-Q4. This pin is pulled up internally.
11-14	Q1-Q4	Three State Data (Output). When enabled by TOE, provide the code corresponding to the last valid tone-pair received (see Table 1). When TOE is logic low, the data outputs are high impedance.
15	StD	Delayed Steering (Output). Presents a logic high when a received tone-pair has been registered and the output latch updated; returns to logic low when the voltage on SVGT falls below V _{TS1} .
16	ES1	Early Steering (Output). Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ES1 to return to a logic low.
17	SVGT	Steering Input/Guard time (Output) Bidirectional. A voltage greater than V _{TS1} detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V _{TS1} frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ES1 and the voltage on St.
18	V _{DD}	Positive power supply (Input).

80C51BH/80C31BH CHMOS SINGLE-CHIP 8-BIT MICROCOMPUTER

80C51BH—4 KBYTES OF FACTORY MASK-PROGRAMMABLE ROM

80C31BH—CPU WITH RAM AND I/O

80C51BH/80C31BH—3.5 to 12 MHz, $V_{CC} = 5V \pm 20\%$
80C51BH-1/80C31BH-1—3.5 to 16 MHz, $V_{CC} = 5V \pm 20\%$
80C51BH-2/80C31BH-2—0.5 to 12 MHz, $V_{CC} = 5V \pm 20\%$

- Power Control Modes
- 128 x 8-Bit RAM
- 32 Programmable I/O Lines
- Two 16-Bit Timer/Counters
- 64K Program Memory Space
- High Performance CHMOS Process
- Boolean Processor
- 5 Interrupt Sources
- Programmable Serial Port
- 64K Data Memory Space
- ONCE™ (On-Circuit Emulation) Mode

The MCS-51 CHMOS products are fabricated on Intel's CHMOS III process and are functionally compatible with the standard MCS-51 HMOS and EPROM products. CHMOS-III is a technology which combines the high speed and density characteristics of HMOS with the low power attributes of CHMOS. This combination expands the effectiveness of the powerful MCS-51 architecture and instruction set.

Like the MCS-51 HMOS versions, the MCS-51 CHMOS products have the following features: 4 Kbyte of ROM (80C51BH/80C51BH-1/80C51BH-2 only); 128 bytes of RAM; 32 I/O lines; two 16-bit timer/counters; a five-source two-level interrupt structure; a full duplex serial port; and on-chip oscillator and clock circuitry. In addition, the MCS-51 CHMOS products have two software selectable modes of reduced activity for further power reduction—Idle and Power Down.

The Idle mode freezes the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power Down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.




Figure 1. Block Diagram

7

Pin	Function	Pin	Function
1	VCC	20	EA
2	RD	21	RD
3	WR	22	WR
4	RD	23	WR
5	RD	24	WR
6	RD	25	WR
7	RD	26	WR
8	RD	27	WR
9	RD	28	WR
10	RD	29	WR
11	RD	30	WR
12	RD	31	WR

The 8051 is a single-chip microcontroller. It contains a 4K x 8 ROM, 128 x 8 RAM, and 128 x 8 EPROM. It also contains a timer, serial port, and interrupt system.

IDLE MODE

In the Idle mode, the CPU puts itself to sleep while all the on-chip peripherals stay active. The instruction that invokes the Idle mode is the last instruction executed in the normal operating mode before Idle mode is activated. The content of CPU, the on-chip RAM, and all the Special Function Registers remain intact during this mode. The Idle mode can be terminated either by any enabled interrupt, at which time the process is picked up at the interrupt service routine and continued, or by a hardware reset which starts the processor the same as a power on reset.

POWER DOWN MODE

In the Power Down mode, the oscillator is stopped, and the instruction that invokes Power Down is the

last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

The only exit from Power Down is a hardware reset. Reset redefines the SFRs but does not change on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level, must be held active long enough to allow the oscillator to restart and stabilize.

The control bits for the reduced power modes are in the Special Function Register PCON.

NOTE:

For more detailed information on these reduced power modes refer to Application Note AP-25 "Designing with the 80C51BH".

Table 1. Status of the external pins during Idle and Power Down modes

Mode	Program Memory	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

ONCE™ MODE

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 80C51BH/80C31BH without removing the device from the circuit. The ONCE Mode is invoked by:

1. Pull ALE low while the device is in reset and PSEN is high;
2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 80C51BH/80C31BH is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

PACKAGES

Part	Prefix	Package Type
80C51BH/80C31BH*	P	40-Pin Plastic DIP
	D	40-Pin Cerdip
	N	44-Pin PLCC
	S	44-Pin QFP

*The 80C51BH-1, 80C51BH-2, 80C31BH-1, and 80C31BH-2 have the same package types.




Figure 2. Connection Diagrams

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias -40°C to $+70^{\circ}\text{C}$

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Voltage on any Pin to V_{SS} -0.5V to $V_{CC} + 0.5\text{V}$

Voltage on V_{CC} to V_{SS} -0.5V to 6.5V

Maximum I_{OL} per I/O pin 15 mA

Power Dissipation 1.0W^*

*This value is based on the maximum allowable die temperature and the thermal resistance of the package.

Operating Conditions:

T_A (under Bias) = 0°C to $+70^{\circ}\text{C}$; V_{CC} = $5\text{V} \pm 20\%$; V_{SS} = 0V

D.C. CHARACTERISTICS (under Operating Conditions)

Symbol	Parameter	Min	Typ(3)	Max	Unit	Test Conditions
V_{IL}	Input Low Voltage (Except EA)	-0.5		$0.2 V_{CC} + 0.1$	V	
V_{IL1}	Input Low Voltage (EA)	-0.5		$0.2 V_{CC} - 0.3$	V	
V_{IH}	Input High Voltage (Except XTAL1, RST)	$0.2 V_{CC} + 0.9$		$V_{CC} + 0.5$	V	
V_{IH1}	Input High Voltage (XTAL1, RST)	$0.7 V_{CC}$		$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage (6) (Ports 1, 2, 3)			0.45	V	$I_{OL} = 1.6\text{ mA}$ (1)
V_{OL1}	Output Low Voltage (6) (Port 0, ALE, PSEN)			0.45	V	$I_{OL} = 3.2\text{ mA}$ (1)
V_{OH}	Output High Voltage (Ports 1, 2, 3, ALE, PSEN)	2.4			V	$I_{OH} = -60\text{ }\mu\text{A}$ $V_{CC} = 5\text{V} \pm 10\%$
		$0.75 V_{CC}$			V	$I_{OH} = -25\text{ }\mu\text{A}$
		$0.9 V_{CC}$			V	$I_{OH} = -10\text{ }\mu\text{A}$
V_{OH1}	Output High Voltage (Port 0 in External Bus Mode)	2.4			V	$I_{OH} = -800\text{ }\mu\text{A}$ $V_{CC} = 5\text{V} \pm 10\%$
		$0.75 V_{CC}$			V	$I_{OH} = -300\text{ }\mu\text{A}$
		$0.9 V_{CC}$			V	$I_{OH} = -80\text{ }\mu\text{A}$ (2)
I_{IL}	Logical 0 Input Current (Ports 1, 2, 3)			-50	μA	$V_{IN} = 0.45\text{V}$
I_{TL}	Logical 1 to 0 Transition Current (Ports 1, 2, 3)			-650	μA	$V_{IN} = 2\text{V}$
I_{LI}	Input Leakage Current (Port 0, EA)			± 10	μA	$0.45 < V_{IN} < V_{CC}$
R _{RST}	Reset Pulldown Resistor	50		150	k Ω	
C _{IO}	Pin Capacitance			10	pF	Test Freq = 1 MHz, $T_A = 25^{\circ}\text{C}$
I_{CC}	Power Supply Current: Active Mode, 12 MHz (4) Idle Mode, 12 MHz (4) Power Down Mode		11	20	mA	(5)
			1.7	5	mA	
			5	50	μA	

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

***WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

1. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
2. Capacitive loading on Ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9 V_{CC} specification when the address bits are stabilizing.
3. "Typicals" are based on a limited number of samples taken from early manufacturing lots, and are not guaranteed. The values listed are at room temperature, 5V.
4. ICCMAX at other frequencies is given by
Active Mode: $ICCMAX = 1.47 \times FREQ + 2.35$
Idle Mode: $ICCMAX = 0.33 \times FREQ + 1.05$
where FREQ is the external oscillator frequency in MHz. ICCMAX is given in mA. See Figure 5.
5. See Figures 6 through 9 for I_{CC} test conditions. Minimum V_{CC} for Power Down is 2V.
6. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
Maximum I_{OL} per port pin: 10 mA
Maximum I_{OL} per 8-bit port:
Port 0: 26 mA
Ports 1, 2, and 3: 15 mA
Maximum total I_{OL} for all output pins: 71 mA
If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.




Figure 5. I_{CC} vs. Frequency
Valid only within frequency specifications of the device under test.




Figure 6. I_{CC} Test Condition, Active Mode
All other pins are disconnected.




Figure 7. I_{CC} Test Condition, Idle Mode
All other pins are disconnected.



LM139/LM239/LM339/LM139A/LM239A/LM339A/ LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators

General Description

The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic—where the low power drain of the LM339 is a distinct advantage over standard comparators.

Advantages


- High precision comparators
- Reduced V_{OS} drift over temperature

- Eliminates need for dual supplies
- Allows sensing near GND
- Compatible with all forms of logic
- Power drain suitable for battery operation


Features

- Wide single supply voltage range of dual supplies
 - LM139 series. 2 V_{CC} to 56 V_{CC} or
 - LM139A series, LM2901 ± 1 V_{CC} to ± 18 V_{CC}
 - LM3302 2 V_{CC} to 28 V_{CC} or ± 1 V_{CC} to ± 14 V_{CC}
- Very low supply current drain (0.8 mA) — independent of supply voltage
- Low input biasing current 25 nA
- Low input offset current ± 5 nA and offset voltage ± 3 mV
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage 250 mV at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

Schematic and Connection Diagrams



TL/N5706-1



TOP VIEW

TL/N5706-2

Order Number LM139J, LM139AJ, LM239J, LM239AJ,
LM339J, LM339AJ, LM2901J or LM3302J
See NS Package Number J14A
Order Number LM339AM, LM339M or LM2901M
See NS Package Number M14A
Order Number LM339N, LM339AN,
LM2901N or LM3302N
See NS Package Number N14A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 10)

	LM139/LM239/LM339 LM139A/LM239A/LM339A LM2901	LM3302	LM139/LM239/LM339 LM139A/LM239A/LM339A LM2901	LM3302
Supply Voltage, V^+	36 VDC or ± 18 VDC	28 VDC or ± 14 VDC	Operating Temperature Range	-40°C to +85°C
Differential Input Voltage (Note 8)	36 VDC	28 VDC	LM339/LM339A	0°C to +70°C
Input Voltage	-0.3 VDC to +36 VDC	-0.3 VDC to +28 VDC	LM239/LM239A	-25°C to +85°C
Input Current ($V_{IN} < -0.3$ VDC), (Note 3)	50 mA	50 mA	LM2901	-40°C to +85°C
Power Dissipation (Note 1)			LM139/LM139A	-55°C to +125°C
Molded DIP	1050 mW	1050 mW	Soldering Information	
Cavity DIP	1190 mW		Dual-In-Line Package	
Small Outline Package	760 mW		Soldering (10 seconds)	260°C
Output Short-Circuit to GND, (Note 2)	Continuous	Continuous	Small Outline Package	
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	Vapor Phase (60 seconds)	215°C
Lead Temperature (Soldering, 10 seconds)	260°C	260°C	Infrared (15 seconds)	220°C
			See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.	
			ESD rating (1.5 k Ω in series with 100 pF)	600V

Electrical Characteristics ($V^+ = 5$ VDC, $T_A = 25^\circ\text{C}$, unless otherwise stated)

Parameter	Conditions	LM139A		LM239A, LM339A		LM139		LM239, LM339		LM2901		LM3302		Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage (Note 9)		± 1.0		± 2.0	± 1.0		± 2.0	± 2.0		± 2.0	± 2.0	± 3		mV
Input Bias Current	$I_{IN(+)}$ or $I_{IN(-)}$ with Output in Linear Range, (Note 5), $V_{CM} = 0$ V	25		100	25		250	25		250	25		500	nA
Input Offset Current	$I_{IN(+)} - I_{IN(-)}$, $V_{CM} = 0$ V	± 3.0		± 25	± 5.0		± 50	± 3.0		± 25	± 5		± 50	nA
Input Common-Mode Voltage Range	$V^+ = 30$ VDC (LM3302, $V^+ = 28$ VDC) (Note 8)	0		$V^+ - 1.5$	0		$V^+ - 1.5$	0		$V^+ - 1.5$	0		$V^+ - 1.5$	V
Supply Current [†]	$R_L = \infty$ on all Comparators, $R_L = \infty$, $V^+ = 36$ V, (LM3302, $V^+ = 28$ VDC)	0.8		2.0	0.8		2.0	0.8		2.0	0.8		2.0	mA
Voltage Gain	$R_L \geq 15$ k Ω , $V^+ = 15$ VDC, $V_O = 1$ VDC to 11 VDC	50		200	50		200	50		200	25		100	V/V
Large Signal Response Time	$V_{IN} = \text{TTL Logic Swing}$, $V_{REF} = 1.4$ VDC, $V_{RL} = 5$ VDC, $R_L = 5.1$ k Ω ,	300			300			300			300			ns
Response Time	$V_{RL} = 5$ VDC, $R_L = 5.1$ k Ω , (Note 7)	1.3			1.3			1.3			1.3			ns
Output Sink Current	$V_{IN(-)} = 1$ VDC, $V_{IN(+)} = 0$, $V_O \leq 1.5$ VDC	6.0		16	6.0		16	6.0		16	6.0		16	mA

LM139/LM239/LM339/LM139A/LM239A/LM339A/LM2901/LM3302



LM139/LM239/LM339/LM139A/LM239A/LM339A/LM2901/LM3302

Electrical Characteristics ($V^+ = 5 V_{DC}$, $T_A = 25^\circ C$, unless otherwise stated) (Continued)

Parameter	Conditions	LM139A			LM239A, LM339A			LM139			LM239, LM339			LM2901			LM3302			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Saturation Voltage	$V_{IN(-)} = 1 V_{DC}$, $V_{IN(+)} = 0$, $I_{SINK} \leq 4 \text{ mA}$	250		400	250		400	250		400	250		400	250		400	250		500	mV _{DC}
Output Leakage Current	$V_{IN(+)} = 1 V_{DC}$, $V_{IN(-)} = 0$, $V_O = 5 V_{DC}$	0.1			0.1			0.1			0.1			0.1			0.1			nA _{DC}

Electrical Characteristics ($V^+ = 5.0 V_{DC}$, Note 4)

Parameter	Conditions	LM139A			LM239A, LM339A			LM139			LM239, LM339			LM2901			LM3302			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage	(Note 9)			± 4.0			± 4.0			± 9.0			± 9.0	± 9		± 15			± 40	mV _{DC}
Input Offset Current	$I_{IN(+)} - I_{IN(-)}$, $V_{CM} = 0V$			± 100			± 150			± 100			± 150	± 50		± 200			± 300	nA _{DC}
Input Bias Current	$I_{IN(+)}$ or $I_{IN(-)}$ with Output in Linear Range, $V_{CM} = 0V$ (Note 5)			300			400			300			400	200		500			1000	nA _{DC}
Input Common-Mode Voltage Range	$V^+ = 30 V_{DC}$ (LM3302, $V^+ = 28 V_{DC}$) (Note 6)	0		$V^+ - 2.0$	0		$V^+ - 2.0$	0		$V^+ - 2.0$			$V^+ - 2.0$	0		$V^+ - 2.0$	0		$V^+ - 2.0$	V _{DC}
Saturation Voltage	$V_{IN(-)} = 1 V_{DC}$, $V_{IN(+)} = 0$, $I_{SINK} \leq 4 \text{ mA}$			700			700			700			700	400		700			700	mV _{DC}
Output Leakage Current	$V_{IN(+)} = 1 V_{DC}$, $V_{IN(-)} = 0$, $V_O = 30 V_{DC}$ (LM3302, $V_O = 28 V_{DC}$)			1.0			1.0			1.0			1.0			1.0			1.0	μA_{DC}
Differential Input Voltage	Keep all V_{IN} 's $\geq 0 V_{DC}$ (or V^- , if used), (Note 8)			36			36			36			36			36			28	V _{DC}

Note 1: For operating at high temperatures, the LM339/LM339A, LM2901, LM3302 must be derated based on a $125^\circ C$ maximum junction temperature and a thermal resistance of $95^\circ C/W$ which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM239 and LM139 must be derated based on a $150^\circ C$ maximum junction temperature. The low bias dissipation and the "ON-OFF" characteristic of the outputs keeps the chip dissipation very small ($P_D \leq 100 \text{ mW}$), provided the output transistors are allowed to saturate.

Note 2: Short circuits from the output to V^+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20 mA independent of the magnitude of V^+ .

Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V^+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than $-0.3 V_{DC}$ (at $25^\circ C$).

Note 4: These specifications are limited to $-56^\circ C \leq T_A \leq 125^\circ C$ for the LM139/LM139A. With the LM239/LM239A, all temperature specifications are limited to $-25^\circ C \leq T_A \leq 85^\circ C$, the LM339/LM339A temperature specifications are limited to $0^\circ C \leq T_A \leq 70^\circ C$, and the LM2901, LM3302 temperature range is $-40^\circ C \leq T_A \leq 85^\circ C$.

Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

Note 6: The input common-mode voltage or other input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is $V^+ - 1.5V$ at $25^\circ C$, but either or both inputs can go to $+30 V_{DC}$ without damage (25V for LM3302), independent of the magnitude of V^+ .


Note 7: The response time specified is a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance characteristics section.

Note 8: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than $-0.3 V_{DC}$ for 0.3 V_{DC} below the magnitude of the negative power supply, if used (at $25^\circ C$).

Note 9: At output switch point, $V_O = 1.4 V_{DC}$, $R_E = 0\Omega$ with V^+ from 5 V_{DC} to 30 V_{DC} and over the full input common-mode range (0 V_{DC} to $V^+ - 1.5 V_{DC}$), at $25^\circ C$. For LM3302, V^+ from 5 V_{DC} to 20 V_{DC}.

Note 10: Refer to PMS1199A for LM139A military specifications and to PMS1199B for LM139 military specifications.

Typical Performance Characteristics LM139/LM239/LM339, LM139A/LM239A/LM339A, LM3302



Typical Performance Characteristics LM2901

