# LAMPIRAN

# Lampiran 1

### Listing Program Pemancar

\$mod51

:	. ## ## ## ## ## ## ## #			
;port d	lefinitio			
	equ	n0 0		
d1 mt	equ	p0.0		
d2 mt	equ	p0.1		
d3 mt	equ equ equ	p0.2		
angka	teau	p0.4		
rd mt	eau	p2.0		
rs <sup>0</sup> m	tequ equ t	equ	p2.1	
wr m	equ	p2.2	1	
	equ			
delay	3	equ	18h	
delay	3	equ	19h	
delay_	1	equ	20h	
	_	_		
org	0000h			
acall				
ajmp	start			
	org	100h		
scanKe	wnad			
Jouint		P3 #111	101111 <b>B</b>	
	MOV			
		<b>,</b> #0000	01111B	
CEK		,		
		A,#000	01110 <b>B,CEK</b>	2
	MOV	<b>R0,</b> #1	-	-
	ajmp k	eluarSc	anning	
CEK_2				
			01101B,CEK_	_3
	MOV	,	_	
		eluarSc	anning	
CEK_3				
	CJNE	A,#000	01011 <b>B,CEK</b> _	COR

MOV R0,#7 ajmp keluarScanning CEK COR: CJNE A,#00000111B,CEK BARIS2 MOV R0,#14 ajmp keluarScanning **CEK BARIS2**: MOV P3,#11011111B MOV A,P3 ANL A,#00001111B **CEK 4**: CJNE A,#00001110B,CEK 5 MOV R0,#2 ajmp keluarScanning CEK\_5: CJNE A,#00001101B,CEK 6 **MOV R0,#5** ajmp keluarScanning **CEK** 6: CJNE A,#00001011B,CEK MEN **MOV R0,#8** ajmp keluarScanning CEK MEN: CJNE A,#00000111B,CEK BARIS3 **MOV R0,#0** ajmp keluarScanning **CEK BARIS3**: MOV P3,#10111111B MOV A,P3 ANL A,#00001111B **CEK** 7: CJNE A,#00001110B,CEK 8 MOV R0,#3 ajmp keluarScanning CEK 8: CJNE A,#00001101B,CEK 9 **MOV R0,#6** ajmp keluarScanning CEK\_9: CJNE A,#00001011B,CEK ATAS **MOV R0,#9** ajmp keluarScanning CEK ATAS:

CJNE A,#00000111B,CEK\_BARIS4 MOV R0,#15 ajmp keluarScanning

**CEK BARIS4:** MOV P3,#01111111B MOV A.P3 ANL A,#000011111B CEK CAN: CJNE A,#00001110B,CEK 0 MOV R0,#11 ajmp keluarScanning **CEK\_0**: CJNE A,#00001101B,CEK ENT MOV R0,#12 ajmp keluarScanning CEK ENT: CJNE A,#00001011B,CEK BAWAH MOV R0,#13 ajmp keluarScanning CEK BAWAH: CJNE A,#00000111B,TIDAKADA MOV R0,#16 ajmp keluarScanning TIDAKADA: MOV R0,#10 keluarScanning : **PROGRAM TRANSMITTER** ; ;PROGRAM LCD; ret ;-----;write 8888 `\_\_\_\_\_\_ wr 8888: clr cs mt ;cs active low, mov rs0 = 0, reg data, rs0=1, reg kontrol rs0 mt,c anl p0,#0f0h ; p1 = 00001111anl a,#0fh orl p0,a ;00001111 or 00001111 = 00001111 setb wr mt clr wr mt setb wr mt setb rs0 mt

setb selesai ret	cs_mt		;tulis ke register kontrol
; ;read_8888	- 444 - 444 - 444 - 444		
;			
rd_8888:	•	0.110.0	1111111 00001111
111111111	ori 1	p0,#0fh	; 11111111 or 00001111 =
111111111 =	-	an mat	
	clr	cs_mt	;cs active low,
status	mov	rs0_mt,c	;baca register
status	setb	rd_mt	
	clr	rd_mt	
	mov	a,p0	
	setb	rd_mt	
	anl	a,#Ofh	; 111111111 and $000011111 = 000011111 = a$
	setb	rs0_mt	
	setb	cs_mt	;baca register status
selesai			
	ret		
; ;send_8888 ; sd_8888:			
_	clr	с	;send reg data
	acall w	vr_8888	· -
	setb	c	
		a,#01h	;kirim data (Tout)
	acall	wr_8888	
	acall	delay500ms	
	setb	C (1001	
	mov	a,#00h	;Tout mati
	acall	wr_8888	
	acall ret	delay500ms	
	ICt		
;			
;receive_888	88 		
;rc_8888: ;clr c ;acall rd_88 ;setb c			

;mov a,#04h; ;acall rd_8888 ;acall delay500 ;setb c ;mov a,#00h ;acall rd_8888 ;acall delay500						et≕ada baru diambill
·						
, ;init_8888						
;; ; ;=::40000;						
init_8888:	setb	с				
		rd 888	8			3
	setb		Ū			
	nov					
		wr 88	88			
	setb	_				
r	nov	a,#0				
8	acall	wr_88	88			
S	setb	c				
		a,#08h				
8	acall	wr_88	88			
	setb					
		a,#01h			;reg ko	ontrol A burst disable
		wr_88	88			
	setb	C	0			
	acall	rd_888	58			
1	ret					
;						
;delay						
,					mov	delay 3 #1
delay1 :		mou	dolar	2,#255	mov	delay_3,#4
delay1 : delay2 :		mov	mov		1,#225	
uciay2 .			110 V	uciay_	djnz	delay 1,\$
					~J	

djnz delay\_2,delay2

djnz delay\_3,delay1

ret

delay100ms:	mov	delay 2,#200
loop_delay100ms:	mov	delay_1,#250
	djnz	delay_1,\$
	djnz	delay_2,loop_delay100ms
	ret	

;-----

;procedure program

reset:

	mov	a,#00h
	mov	p0,#00h
	mov	p1,#00h
	mov	p2,#00h
,	mov	a,#00h
	mov	r0,#00h
	mov	r1,#00h
	mov	r2,#00h
	ret	

;org 4000h ;inisialisasi lcd

;rs bit p2.5 ;rw bit p2.6

> ;org 00h ;ljmp start ; InitLCD: acall delay4m acall delay4m acall delay4m ACALL Delay4m

acall delay4m Mov a,#00110000B ACALL CommandLCD acall delay4m Mov a,#00110000B ACALL CommandLCD acall delay4m Mov a,#00110000B ACALL CommandLCD Mov a,#00110000B ACALL CommandLCD Mov a,#00111000B ;Function Set 8 bit ;N = 2 Lines ;F = 5x8 DotMatrix ACALL CommandLCD N = 2 Lines F = 5x8DotMatrix Mov a,#00001110B ;Display On ; D=On C=On B=Off CommandLCD ACALL ; D=On C=On B=Off Mov a,#0000001B ;Display Clear ACALLCommandLCD acall delay4m Mov a,#00000110B ;Entry Mode Set I/D = Inc:S = No Display Shift (Off) ACALL CommandLCD :I/D = IncS = No Display Shift (Off)Mov a,#0000001B ;Display Clear ACALL CommandLCD acall delay4m Mov a,#00001101B ;Display On ; D=On C=On B=Off ACALL CommandLCD ; D=On C=On B=Off RET CommandLCD: MOV P1,A clr p2.5

setb p2.7 nop nop nop nop nop nop p2.7 clr MOV R3,#100 DJNZ R3,\$ RET WriteLCD: MOV P1,A setb p2.5 setb p2.7 nop nop nop nop nop nop p2.7 clr MOV R3,#100 DJNZ R3,\$ RET DELAY4M: 03h push ; ; push 02h MOV R2,#255 MOV DEL4M: R3,#255 DJNZ R3,\$ DJNZ R2, DEL4M 02h • , , pop 03h рор RET WriteString: CLR A MOVC A,@A+DPTR JΖ EndWriteString acall writelcd INC DPTR ajmp WriteString EndWriteString:

### RET

Delay: push 07h push 06h push 05h MOV R5,#1H delay1x: MOV R6,#020H Delay0: MOV R7,#0ffH DJNZ R7,\$ DJNZ R6, Delay0 DJNZ R5, Delay1x pop 05h pop 06h pop 07h RET lDelay: push 07h push 06h push 05h MOV R5,#4H Idelay1: MOV R6,#0ffH lDelay0: MOV R7,#0ffH DJNZ R7,\$ DJNZ R6, IDelay0 DJNZ R5, IDelay1 pop 05h pop 06h pop 07h RET go: a,#080h mov

acall	commandlcd
mov	dptr,#comman1
acall	writestring
mov	a,#0c0h
acall	commandlcd
mov	dptr,#comman2
acall	writestring
	-

ret

### oke:

ajmp oke

comman1:db'TX System',0comman2:db'Press Menu!',0

### ;-----

### ;main program

,\_\_\_\_\_

### start:

mov MOV clr	ie,#0 SP,#60H p2.6	;rw
acall acall acall acall acall acall	delay500ms delay500ms delay500ms delay500ms init_8888	

- acall Idelay
- lcall initlcd

Mov a,#89H ACALL CommandLCD

;Mov a,#'A' ;ACALL WriteLCD

mov a,#080h acall commandlcd mov dptr,#comman1 acall writestring

mov a,#0c0h acall commandlcd mov dptr,#comman2 acall writestring kirim:

```
acall
             delay500ms
      ;acall delay500ms
      ;acall delay500ms
      ;acall delay500ms
scanLg:
acall scankeypad
cjne r0,#10,ada yg ditekan
simp scanLg
ada yg ditekan:
      mov a,#80h
      acall commandlcd
      mov
             a_r0
      add
             a,#30h
      acall writelcd
      cjne r0,#1,lihat 2
      Mov
             a,#0000001B
                                 ;Display Clear
      ACALL
                    CommandLCD
      acall
             delay4m
             mov
                    a,#080h
             acall
                  commandlcd
             mov dptr,#commanX
                  writestring
             acall
             mov
                  a,#0c0h
                    commandlcd
             acall
                    dptr,#commanZ
             mov
             acall
                   writestring
      setb p0.4
      mov
                                               ;code data 1
             a,#1
      clr
             С
             sd 8888
      acall
      acall
             delay500ms
      clr p0.4
      simp scanLg
lihat 2:
      cjne r0,\#2,lihat 3
      Mov
             a,#0000001B
                                 ;Display Clear
      ACALL
                    CommandLCD
             delay4m
      acall
             a,#080h
      mov
```

acall commandlcd mov dptr,#commanY writestring acall a.#0c0h mov acall commandlcd dptr,#commanZ mov acall writestring setb p0.4 a,#2 mov ;code data 2 clr С acall sd 8888 acall delay500ms clr p0.4 limp scanLg lihat 3: cjne r0,#3,lihat 4 a,#0000001B ;Display Clear Mov ACALL CommandLCD acall delay4m a,#080h mov commandlcd acall mov dptr,#comman3 acall writestring a,#0c0h mov commandlcd acall mov dptr,#commanZ writestring acall setb p0.4 ;code data 3 mov a,#3 clr С acall sd 8888 delay500ms acall clr p0.4 limp scanLg lihat 4: cjne r0,#4,lihat 5 Mov a,#0000001B ;Display Clear CommandLCD ACALL acall delay4m

a,#080h mov commandlcd acall mov dptr.#comman4 acall writestring a,#0c0h mov acall commandlcd mov dptr.#commanZ acall writestring setb p0.4 a,#4 mov ;code data 4 clr С acall sd 8888 acall delay500ms clr p0.4 limp scanLg lihat 5: cjne r0,#5,lihat 6 Mov a,#0000001B ;Display Clear ACALL CommandLCD acall delay4m a,#080h mov commandlcd acall dptr,#comman5 mov acall writestring a,#0c0h mov acall commandlcd dptr,#commanZ mov acall writestring setb p0.4 ;code data 5 mov a,#5 clr С sd 8888 acall acall delay500ms clr p0.4 ljmp scanLg lihat 6: cjne r0,#6,lihat MEN Mov a,#0000001B ;Display Clear ACALL CommandLCD acall delay4m a,#080h mov

acall commandied mov dptr,#comman6 acall writestring mov a,#0c0h acall commandied mov dptr,#commanZ acall writestring

;code data 6

setb p0.4 mov a,#6 clr c acall sd\_8888 acall delay500ms clr p0.4 ljmp scanLg

### lihat MEN:

cjne r0,#12,lihat\_7 ;code data 12

#### secara:

Mov a,#89H CommandLCD ACALL ;Mov a,#'A' ;ACALL **WriteLCD** a,#080h mov commandlcd acall dptr,#commanA mov acall writestring a,#0c0h mov commandlcd acall mov dptr,#commanB writestring acall ;clr p1 ljmp kirim puter: ajmp puter 'Insert number',0 commanA: db 'option:',0 db commanB:

lihat\_7:

cine r0,#7,lihat 8 Mov a,#0000001B ;Display Clear ACALLCommandLCD acall delay4m a,#080h mov commandlcd acall dptr,#comman7 mov acall writestring a,#0c0h mov commandlcd acall mov dptr,#commanZ writestring acall setb p0.4 mov a,#7 ;code data 7 clr С acall sd 8888 acall delay500ms clr p0.4 ljmp scanLg lihat\_8: cjne r0,#8,lihat 9 Mov a,#0000001B ;Display Clear ACALL CommandLCD acall delay4m a,#080h mov commandlcd acall mov dptr,#comman8 acall writestring a,#0c0h mov commandlcd acall dptr,#commanZ mov acall writestring setb p0.4 a,#8 ;code data 8 mov clr С sd 8888 acall acall delay500ms clr p0.4 ljmp scanLg

lihat 9: cjne r0,#9,lihat CAN Mov a,#0000001B ;Display Clear ACALL CommandLCD delay4m acall mov a,#080h acall commandlcd mov dptr.#comman9 acall writestring a,#0c0h mov acall commandicd dptr,#commanZ mov writestring acall setb p0.4 mov a,#9 ;code data 9 clr С acall sd 8888 acall delay500ms clr p0.4 ljmp scanLg lihat CAN: cjne r0,#14,lihat 0 Mov a,#89H ACALL CommandLCD ;Mov a,#'A' ;ACALL **WriteLCD** a,#080h mov commandicd acall dptr,#commanHi mov acall writestring mov a,#0c0h acall commandlcd dptr,#commanLo mov acall writestring setb p0.4 ;code data 14 mov a,#14 clr С acall sd 8888 acall delay500ms clr p0.4 ljmp scanLg

### ljmp scanLg

lihat 0: cine r0,#0,lihat ENT Mov a,#0000001B ;Display Clear ACALL CommandLCD acall delay4m a,#080h mov acall commandlcd dptr,#comman10 mov writestring acall mov a,#0c0h commandlcd acall dptr,#commanZ mov acall writestring setb p0.4 mov a,#0 ;code data 0 clr С sd 8888 acall acall delay500ms clr p0.4 ljmp scanLg lihat ENT: cjne r0,#15,lainlain a,#0000001B ;Display Clear Mov CommandLCD ACALL acall delay4m a,#080h mov commandlcd acall dptr,#commanE mov writestring acall a,#0c0h mov commandlcd acall dptr,#commanW mov writestring acall setb p0.4 mov a,#15 ;code data 15 clr с acall sd 8888 delay500ms acall clr p0.4 delay500ms acall

delay500ms acall delay500ms acall delay500ms acall ajmp secara lainlain: limp kirim 'Number 1',0 commanX: db 'Number 2',0 db commanY: 'Number 3',0 comman3: db 'Number 4',0 comman4: db 'Number 5',0 db comman5: db 'Number 6',0 comman6: comman7: db 'Number 7',0 'Number 8',0 comman8: db 'Number 9',0 db comman9: comman10: db 'Combination',0 'Execute?(Y/N)',0 commanZ: db 'Executing',0 db commanE: 'Please wait',0 commanW: db 'Insert Number ',0 commanHi: db 'Option:',0 commanLo: db

end

# Lampiran 2

# Listing Program Penerima

\$mod51

apil e	qu	p0.5
api2	equ	p0.6
api3 e	qu	p0.7
api4	equ	p2.0
api5 e	qu	p2.1
api6	equ	p2.7
api7 e	qu	p3.0
	qu	p3.1
-	qu	p3.2
api10	equ	p3.3
led1	equ	p0.0
led2	equ	p0.0 p0.1
led3	equ	p0.1
led4	equ	p0.2 p0.3
led5	equ	p0.5
led6	equ	p0.1
led7	equ	p2.2 p2.3
led8	equ	p2.3
led9	equ	p2.5
led10	equ	p2.6
	uqu	P=.0
org	200h	
mov	r0,#00	)h
mov	p0,#0	0 <b>h</b>
mov	p2,#0	Oh
mov	p1,#0	0h
	-	
call	clr le	h
call		mantik
~~11	<u>~</u> _р	********
start:		
mov	a,p1	
anl	a,#0fh	t
cjne	<b>a</b> ,#011	n,cek1

r0,a mov clr led call led1 clr jmp cek12 cek1: cjne a,#02h,cek2 mov r0,a call clr led led2 clr jmp cek12 cek2: cjne a,#03h,cek3 mov r0,a clr led call clr led3 jmp cek12 cek3: cjne a,#04h,cek4 mov r0,a call clr led clr led4 jmp cek12 cek4: a,#05h,cek5 cjne mov r0,a clr led call clr led5 jmp cek12 cek5: cjne a,#06h,cek6 mov r0,a call clr led clr led6 cek12 jmp cek6: a,#07h,cek7 cjne mov r0,a call clr\_led clr led7 jmp cek12 cek7: a,#08h,cek8 cjne mov r0,a call clr led clr led8 jmp cek12

cek8: cjne a,#09h,cek9 mov r0,a call clr led clr led9 imp cek12 cek9: cjne a,#00h,cek10;0 mov r0,a call clr led variasi led call cek12 jmp cek10: a,#0eh,cek11 cjne mov r0,a clr led call cek12 jmp **cek**11: cjne a,#0fh,gak ada JMP NYALAIN gak ada: jmp start cek12: MOV 50,A **CEKULANG**: call delay10 MOV A,P1 ANL A,#0FH CJNE A,50,EXIT JMP CEKULANG EXIT: jmp start nyalain: r0,#01h,nyalain1 cine setb api1 call delay clr apil CLR\_led call JMP keluar nyalain1: r0,#02h,nyalain2 cjne api2 setb delay call

clr api2 CLR led call ljmp keluar nyalain2: r0,#03h,nyalain3 cjne setb api3 call delay clr api3 CLR\_led call limp keluar nyalain3: r0,#04h,nyalain4 cine setb api4 call delay clr api4 call CLR led limp keluar nyalain4: r0,#05h,nyalain5 cine setb api5 call delay clr api5 call CLR led limp keluar nyalain5: cjne r0,#06h,nyalain6 setb api6 call delay clr api6 CLR led call ljmp keluar nyalain6: r0,#07h,nyalain7 cine setb api7 call delay clr api7 CLR led call limp keluar nyalain7: r0,#08h,nyalain8 cjne setb api8 call delay clr api8 CLR led call ljmp keluar nyalain8:


cjne r0,#09h,nyalain9 setb api9 call delay clr api9 CLR led call ljmp keluar nyalain9: cjne r0,#00h,gak ada2 ;0 call variasi pemantik jmp keluar gak ada2: jmp start keluar: delay10 call MOV A,P1 ANL A,#0FH CJNE A,#0fh,exit2 JMP keluar EXIT2: jmp start variasi led: call delay10 clr led1 delay10 call clr led2 call delay10 clr led3 call delay10 clr led4 delay10 call clr led5 call delay10 clr led6 call delay10 clr led7 delay10 call clr led8 call delay10 led9 clr delay10 call clr led10 delay10 call ret

	. • •
variasi	_pemantik:
setb	apil
call	delay
clr	api1
setb	led1
setb	api2
call	delay
clr	api2
setb	led2
setb	api3
call	delay
clr	api3
setb	led3
setb	api4
call	delay
clr	api4
setb	led4
setb	api5
call	delay
clr	api5
setb	led5
setb	api6
call	delay
clr	api6
setb	led6
setb	api7
call	delay
clr	api7
setb	led7
setb	api8
call	delay
clr	api8
setb	led8
setb	api9
call	delay
clr	api9
setb	led9
setb	api10
call	delay
clr	api10
setb	led10
ret	
	emantik:
clr	api1
clr	api2

clr api3 clr api4 clr api5 clr api6 clr api7 api8 clr clr api9 api10 clr ret clr led: setb led1 setb led2 setb led3 led4 setb setb led5 setb led6 led7 setb setb led8 led9 setb led10 setb RET delay: r3,#25 mov delay1 : mov r2,#255 delay2 : mov r1,#225 djnz r1,\$ djnz r2,delay2 r3,delay1 djnz ret delay10: mov r4,#4 delay11 : mov r5,#255 delay12 : mov r7,#225 djnz r7,\$ r5, delay 12 djnz djnz r4,delay11 ret end


# Lampiran 3

### Skema Rangkaian Utama



### Skema Rangkaian Utama Pemancar

### Skema Rangkaian Utama Penerima





# MT8888C

# Integrated DTMF Transceiver with Intel Micro Interface

### Features

Central office quality DTMF transmitter/receiver

- Low power consumption
- High speed Intel micro interface
- · Adjustable guard time
- Automatic tone burst mode
- Call progress tone detection to -30dBm

### Applications

- Credit card systems
- Paging systems
- Repeater systems/mobile radio
- Interconnect dialers
- Personal computers

ISSUE 6

March 1997

### **Ordering Information**

MT8888CE MT8888CS MT8888CN 20 Pin Plastic DIP 20 Pin SOIC 24 Pin SSOP

-40°C to +85°C

### Description

The MT8888C is a monolithic DTMF transceiver with call progress filter. It is fabricated in CMOS technology offering low power consumption and high reliability.

The receiver section is based upon the industry standard MT8870 DTMF receiver while the transmitter utilizes a switched capacitor D/A converter for low distortion, high accuracy DTMF signalling. Internal counters provide a burst mode such that tone bursts can be transmitted with precise timing. A call progress filter can be selected allowing a microprocessor to analyze call progress tones.

The MT8888C utilizes an Intel micro interface, which allows the device to be connected to a number of popular microcontrollers with minimal external logic.





Figure 1 - Functional Block Diagram

# MT8888C





### Pin Description

Pir	n#		Description	
20	24	Name		
1	1	IN+	Non-inverting op-amp input.	
2	2	IN-	Inverting op-amp input.	
3	3	GS	Gain Select. Gives access to output of front end differential amplifier for connection of feedback resistor.	
4	4	V <sub>Ref</sub>	Reference Voltage output (V <sub>DD</sub> /2).	
5	5	V <sub>SS</sub>	Ground (0V).	
6	6	OSC1	Oscillator input. This pin can also be driven directly by an external clock.	
7	7		Oscillator output. A 3.579545 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit. Leave open circuit when OSC1 is driven externally.	
8	10	TONE	Output from internal DTMF transmitter.	
9	11	WR	Write microprocessor input. TTL compatible.	
10	12	CS	Chip Select input. Active Low. This signal must be qualified externally by address latch enable (ALE) signal, see Figure 12.	
11	13	RS0	Register Select input. Refer to Table 3 for bit interpretation. TTL compatible.	
12	14	RD	Read microprocessor input. TTL compatible.	
13	15	irq/ CP	Interrupt Request/Call Progress (open drain) output. In interrupt mode, this output goes low when a valid DTMF tone burst has been transmitted or received. In call progress mode, this pin will output a rectangular signal representative of the input signal applied at the input op-amp. The input signal must be within the bandwidth limits of the call progress filter, see Figure 8.	
14- 17	18- 21	D0-D3	Microprocessor Data Bus. High impedance when $\overline{CS} = 1$ or $\overline{RD} = 1$ . TTL compatible.	
18	22	ESt	<b>Early Steering</b> output. Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.	
19	23	St/GT	<b>Steering Input/Guard Time</b> output (bidirectional). A voltage greater than $V_{TSt}$ detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than $V_{TSt}$ frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.	
20	24	V <sub>DD</sub>	Positive power supply (5V typ.).	
	8,9 16,17	NC	No Connection.	

### **Functional Description**

The MT8888C Integrated DTMF Transceiver consists of a high performance DTMF receiver with an internal gain setting amplifier and a DTMF generator which employs a burst counter to synthesize precise tone bursts and pauses. A call progress mode can be selected so that frequencies within the specified passband can be detected. The Intel micro interface allows microcontrollers, such as the 8080, 80C31/51 and 8085, to access the MT8888C internal registers.


### Input Configuration


The input arrangement of the MT8888C provides a differential-input operational amplifier as well as a bias source ( $V_{Ref}$ ), which is used to bias the inputs at  $V_{DD}/2$ . Provision is made for connection of a feedback resistor to the op-amp output (GS) for gain adjustment. In a single-ended configuration, the input pins are connected as shown in Figure 3.

Figure 4 shows the necessary connections for a differential input configuration.

### **Receiver Section**

Separation of the low and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high group frequencies (see Table 1). These filters incorporate notches at 350 Hz and 440 Hz for exceptional dial tone rejection. Each filter output is followed by a single order switched capacitor filter section, which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.








Figure 4 - Differential Input Configuration

F <sub>LOW</sub>	F <sub>HIGH</sub>	DIGIT	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
697	1209	1	0	0	0	1
697	1336	2	0	0	1	0
697	1477	3	0	0	1	1
770	1209	4	D	1	0	0
770	1336	5	0	1	0	1
770	1477	6	0	1	1	0
852	1209	7	0	1	1.	1
852	1336	8	1	0	0	0
852	1477	9	1	0	0	1
941	1336	0	1	0	1	0
941	1209	*	1	0	1	1
941	1477	#	1	1	0	0
697	1633	A	1	1	0	1
770	1633	В	1	1	1	0
852	1633	С	1	1	1	1
941	1633	D	0	0	0	0

0= LOGIC LOW, 1= LOGIC HIGH Table 1. Functional Encode/Decode Table

# MT8888C

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state.

### **Steering Circuit**

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes v<sub>c</sub> (see Figure 5) to rise as the capacitor discharges. Provided that the signal condition is maintained (ESt remains high) for the validation period (t<sub>GTP</sub>), v<sub>c</sub> reaches the threshold (V<sub>TSt</sub>) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Table 1) into the Receive Data Register. At this point the GT output is activated and drives  $v_c$  to  $V_{DD}$ . GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag goes high, signalling that a received tone pair has been registered. The status of the delayed steering flag can be monitored by checking the appropriate bit in the status register. If Interrupt mode has been selected, the IRQ/CP pin will pull low when the delayed steering flag is active.

The contents of the output latch are updated on an active delayed steering transition. This data is presented to the four bit bidirectional data bus when the Receive Data Register is read. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop out) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.




Figure 5 - Basic Steering Circuit

### **Guard Time Adjustment**

The simple steering circuit shown in Figure 5 is adequate for most applications. Component values are chosen according to the following inequalities (see Figure 7):

 $\begin{array}{l} t_{REC} \geq t_{DPmax} + t_{GTPmax} * t_{DAmin} \\ t_{\overline{REC}} \leq t_{DPmin} + t_{GTPmin} * t_{DAmax} \\ t_{ID} \geq t_{DAmax} + t_{GTAmax} * t_{DPmin} \\ t_{DO} \leq t_{DAmin} + t_{GTAmin} * t_{DPmax} \end{array}$ 

The value of  $t_{DP}$  is a device parameter (see AC Electrical Characteristics) and  $t_{REC}$  is the minimum signal duration to be recognized by the receiver. A value for C1 of 0.1  $\mu$ F is recommended for most




Figure 6 - Guard Time Adjustment

applications, leaving R1 to be selected by the designer. Different steering arrangements may be used to select independent tone present ( $t_{GTP}$ ) and tone absent ( $t_{GTA}$ ) guard times. This may be necessary to meet system specifications which place both accept and reject limits on tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity.

Increasing  $t_{REC}$  improves talk-off performance since it reduces the probability that tones simulated by speech will maintain a valid signal condition long enough to be registered. Alternatively, a relatively short  $t_{REC}$  with a long  $t_{DO}$  would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 6. The receiver timing is shown in Figure 7 with a description of the events in Figure 9.

### **Call Progress Filter**

A call progress mode, using the MT8888C, can be selected allowing the detection of various tones, which identify the progress of a telephone call on the network. The call progress tone input and DTMF input are common, however, call progress tones can only be detected when CP mode has been selected. DTMF signals cannot be detected if CP mode has been selected (see Table 7). Figure 8 indicates the useful detect bandwidth of the call progress filter. Frequencies presented to the input, which are within the 'accept' bandwidth limits of the filter, are hardlimited by a high gain comparator with the  $\overline{IRQ}/CP$ pin serving as the output. The squarewave output obtained from the schmitt trigger can be analyzed by a microprocessor or counter arrangement to determine the nature of the call progress tone being detected. Frequencies which are in the 'reject' area will not be detected and consequently the  $\overline{IRQ}/CP$ pin will remain low.




Figure 8 - Call Progress Response




Figure 7 - Receiver Timing Diagram

EXPLANA	TION OF EVENTS
A)	TONE BURSTS DETECTED, TONE DURATION INVALID, RX DATA REGISTER NOT UPDATED.
B)	TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER.
C)	END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER
,	RETAINED UNTIL NEXT VALID TONE PAIR.
D)	TONE #n+1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER.
E)	ACCEPTABLE DROPOUT OF TONE #n+1, TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED.
F)	END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER
• • •	RETAINED UNTIL NEXT VALID TONE PAIR.
EXPLANA	THON OF SYMBOLS
V <sub>in</sub>	DTMF COMPOSITE INPUT SIGNAL.
ESt	EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES.
St/GT	STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT.
RX0-RX3	4-BIT DECODED DATA IN RECEIVE DATA REGISTER
b3	DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE
	REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A
	VALID DTMF SIGNAL.
b2	INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS
	REGISTER IS READ.
<b>IRQ/CP</b>	INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS
	CLEARED AFTER THE STATUS REGISTER IS READ.
t <sub>REC</sub>	MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID.
trec	MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION.
t <sub>iD</sub>	MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS.
t <sub>DO</sub>	MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL.
<sup>1</sup> DP	TIME TO DETECT VALID FREQUENCIES PRESENT.
t <sub>DA</sub>	TIME TO DETECT VALID FREQUENCIES ABSENT.
tGTP	GUARD TIME, TONE PRESENT.
t <sub>GTA</sub>	GUARD TIME, TONE ABSENT.

### Figure 9 - Description of Timing Events


### **DTMF** Generator

The DTMF transmitter employed in the MT8888C is capable of generating all sixteen standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.579545 MHz crystal. The sinusoidal waveforms for the individual tones are digitally synthesized using row and column programmable dividers and switched capacitor D/A converters. The row and column tones are mixed and filtered providing a DTMF signal with low total harmonic distortion and high accuracy. To specify a DTMF signal, data conforming to the encoding format shown in Table 1 must be written to the transmit Data Register. Note that this is the same as the receiver output code. The individual tones which are generated (fLOW and fHIGH) are referred to as Low Group and High Group tones. As seen from the table, the low group frequencies are 697, 770, 852 and 941 Hz. The high group frequencies are 1209, 1336, 1477 and 1633 Hz. Typically, the high group to low group amplitude ratio (twist) is 2 dB to com-pensate for high group attenuation on long loops.

The period of each tone consists of 32 equal time segments. The period of a tone is controlled by varying the length of these time segments. During

write operations to the Transmit Data Register the 4 bit data on the bus is latched and converted to 2 of 8 coding for use by the programmable divider circuitry. This code is used to specify a time segment length, which will ultimately determine the frequency of the tone. When the divider reaches the appropriate count, as determined by the input code, a reset pulse is issued and the counter starts again. The number of time segments is fixed at 32, however, by varying the segment length as described above the frequency can also be varied. The divider output clocks another counter, which addresses the sinewave lookup ROM.

The lookup table contains codes which are used by the switched capacitor D/A converter to obtain discrete and highly accurate DC voltage levels. Two identical circuits are employed to produce row and column tones, which are then mixed using a low noise summing amplifier. The oscillator described needs no "start-up" time as in other DTMF generators since the crystal oscillator is running continuously thus providing a high degree of tone burst accuracy. A bandwidth limiting filter is incorporated and serves to attenuate distortion products above 8 kHz. It can be seen from Figure 8 that the distortion products are very low in amplitude.



### Figure 10 - Spectrum Plot

### **Burst Mode**

In certain telephony applications it is required that DTMF signals being generated are of a specific duration determined either by the particular application or by any one of the exchange transmitter specifications currently existing. Standard DTMF signal timing can be accomplished by making use of the Burst Mode. The transmitter is capable of issuing symmetric bursts/pauses of predetermined duration. This burst/pause duration is 51 ms±1 ms, which is a standard interval for autodialer and central office applications. After the burst/pause has been issued, the appropriate bit is set in the Status Register indicating that the transmitter is ready for more data. The timing described above is available when DTMF mode has been selected. However, when CP mode (Call Progress mode) is selected, the burst/pause duration is doubled to 102 ms ±2 ms. Note that when CP mode and Burst mode have been selected, DTMF tones may be transmitted only and not received. In applications where a non-standard burst/pause time is desirable, a software timing loop or external timer can be used to provide the timing pulses when the burst mode is disabled by enabling and disabling the transmitter.

### Single Tone Generation


A single tone mode is available whereby individual tones from the low group or high group can be generated. This mode can be used for DTMF test equipment applications, acknowledgment tone generation and distortion measurements. Refer to Control Register B description for details.

ACTIVE INPUT	OUTPUT FREQUENCY (Hz)		%ERROR
	SPECIFIED	ACTUAL	<b>MERROR</b>
L1	697	699.1	+0.30
L2	770	766.2	-0.49
L3	852	847.4	-0.54
L4	941	948.0	+0.74
H1	1209	1215.9	+0.57
H2	1336	1331.7	-0.32
H3	1477	1471.9	-0.35
H4	1633	1645.0	+0.73

Table 2. Actual Frequencies Versus Standard Requirements

### **Distortion Calculations**


The MT8888C is capable of producing precise tone bursts with minimal error in frequency (see Table 2). The internal summing amplifier is followed by a firstorder lowpass switched capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a *single tone* can be calculated using Equation 1, which is the ratio of the total power of all the extraneous frequencies to the power of the fundamental frequency expressed as a percentage.



Equation 1. THD (%) For a Single Tone

# **//T8888C**

he Fourier components of the tone output prespond to  $V_{2f}$ ...  $V_{nf}$  as measured on the output aveform. The total harmonic distortion for a *dual* one can be calculated using Equation 2.  $V_L$  and  $V_H$ prespond to the low group amplitude and high roup amplitude, respectively and  $V_{IMD}^2$  is the sum of all the intermodulation components. The internal witched-capacitor filter following the D/A converter seps distortion products down to a very low level as hown in Figure 10.



#### Equation 2. THD (%) For a Dual Tone

### TMF Clock Circuit

he internal clock circuit is completed with the ddition of a standard television colour burst crystal. The crystal specification is as follows:

3.579545 MHz
±0.1%
Parallel
18pF
tance:150 ohms
2mW

.g. CTS Knights MP036S Toyocom TQC-203-A-9S

A number of MT8888C devices can be connected as hown in Figure 11 such that only one crystal is equired. Alternatively, the OSC1 inputs on all levices can be driven from a TTL buffer with the DSC2 outputs left unconnected.




Figure 11 - Common Crystal Connection

### **Nicroprocessor Interface**

The MT8888C incorporates an Intel microprocessor interface which is compatible with fast versions (16 MHz) of the 80C51. No wait cycles need to be inserted.

Figures 17 and 18 are the timing diagrams for the Intel 8031, 8051 and 8085 (5 MHz) microcontrollers. By NANDing the address latch enable (ALE) output with the high-byte address (P2) decode output,  $\overline{CS}$  is generated. Figure 12 summarizes the connection of these Intel processors to the MT8888C transceiver.

The microprocessor interface provides access to five internal registers. The read-only Receive Data Register contains the decoded output of the last valid DTMF digit received. Data entered into the write-only Transmit Data Register will determine which tone pair is to be generated (see Table 1 for coding details). Transceiver control is accomplished with two control registers (see Tables 6 and 7), CRA and CRB, which have the same address. A write operation to CRB is executed by first setting the most significant bit (b3) in CRA. The following write operation to the same address will then be directed to CRB, and subsequent write cycles will be directed back to CRA. The read-only status register indicates the current transceiver state (see Table 8).

A software reset must be included at the beginning of all programs to initialize the control registers upon power-up or power reset (see Figure 17). Refer to Tables 4-7 for bit descriptions of the two control registers.

The multiplexed IRQ/CP pin can be programmed to generate an interrupt upon validation of DTMF signals or when the transmitter is ready for more data (burst mode only). Alternatively, this pin can be configured to provide a squarewave output of the call progress signal. The IRQ/CP pin is an open drain output and requires an external pull-up resistor (see Figure 13).

R\$0	WR	RD	FUNCTION
0	0	1	Write to Transmit Data Register
0	1	0	Read from Receive Data Register
1	0	1	Write to Control Register
1	1	0	Read from Status Register

**Table 3. Internal Register Functions** 

b3	b2	b1	ь0
RSEL	IRQ	CP/DTMF	TOUT
Table 4, CRA Bit Positions			

b3	b2	b1	b0
C/R	S/D	TEST	BURST ENABLE

Table 5. CRB Bit Positions

BIT	NAME	DESCRIPTION	
ь0	TOUT	Tone Output Control. A logic high enables the tone output; a logic low turns the tone output off. This bit controls all transmit tone functions.	
b1	CP/DTMF	Call Progress or DTMF Mode Select. A logic high enables the receive call progress mode; a logic low enables DTMF mode. In DTMF mode the device is capable of receiving and transmitting DTMF signals. In CP mode a rectangular wave representation of the received tone signal will be present on the IRQ/CP output pin if IRQ has been enabled (control register A, b2=1). In order to be detected, CP signals must be within the bandwidth specified in the AC Electrical Characteristics for Call Progress. Note: DTMF signals cannot be detected when CP mode is selected.	
b2	IRQ	Interrupt Enable. A logic high enables the interrupt function; a logic low de-activates the interrupt function. When IRQ is enabled and DTMF mode is selected (control register A, b1=0), the IRQ/CP output pin will go low when either 1) a valid DTMF signal has been received for a valid guard time duration, or 2) the transmitter is ready for more data (burst mode only).	
b3	RSEL	Register Select. A logic high selects control register B for the next write cycle to the control register address. After writing to control register B, the following control register write cycle will be directed to control register A.	

BIT	NAME	DESCRIPTION
b0	BURST	Burst Mode Select. A logic high de-activates burst mode; a logic low enables burst mode. When activated, the digital code representing a DTMF signal (see Table 1) can be written to the transmit register, which will result in a transmit DTMF tone burst and pause of equal durations (typically 51 msec.). Following the pause, the status register will be updated (b1 - Transmit Data Register Empty), and an interrupt will occur if the interrupt mode has been enabled.
		When CP mode (control register A, b1) is enabled the normal tone burst and pause durations are extended from a typical duration of 51 msec to 102 msec.
		When BURST is high (de-activated) the transmit tone burst duration is determined by the TOUT bit (control register A, b0).
b1	TEST	Test Mode Control. A logic high enables the test mode; a logic low de-activates the test mode. When TEST is enabled and DTMF mode is selected (control register A, b1=0), the signal present on the IRQ/CP pin will be analogous to the state of the DELAYED STEERING bit of the status register (see Figure 7, signal b3).
b2	S/D	Single or Dual Tone Generation. A logic high selects the single tone output; a logic low selects the dual tone (DTMF) output. The single tone generation function requires further selection of either the row or column tones (low or high group) through the $C/\overline{R}$ bit (control register B, b3).
b3	C/R	Column or Row Tone Select. A logic high selects a column tone output; a logic low selects a row tone output. This function is used in conjunction with the S/D bit (control register B, b2).


Table 6. Control Register A Description

Table 7. Control Register B Description


# **NT8888C**

BIT	NAME	STATUS FLAG SET	STATUS FLAG CLEARED
b0	IRQ	Interrupt has occurred. Bit one (b1) or bit two (b2) is set.	Interrupt is inactive. Cleared after Status Register is read.
b1	TRANSMIT DATA REGISTER EMPTY (BURST MODE ONLY)	Pause duration has terminated and transmitter is ready for new data.	Cleared after Status Register is read or when in non-burst mode.
b2	RECEIVE DATA REGISTER FULL	Valid data is in the Receive Data Register.	Cleared after Status Register is read.
b3	DELAYED STEERING	Set upon the valid detection of the absence of a DTMF signal.	Cleared upon the detection of a valid DTMF signal.


Table 8. Status Register Description



### Figure 12 - MT8888C Interface Connections for Various Intel Micros







#### Figure 14 - Test Circuits

#### INITIALIZATION PROCEDURE

A software reset must be included at the beginning of all programs to initialize the control registers after power up. The initialization procedure should be implemented 100ms after power up.
Description:
Data
Data

	RS0	WR	RD	b3	b2	b1	b0	
1) Read Status Register	1	1	0	Х	Х	Х	Х	
2) Write to Control Register	1	0	1	0	0	0	0	
3) Write to Control Register	1	0	1	0	0	0	0	
4) Write to Control Register	1	0	1	1	0	0	0	
5) Write to Control Register	1	0	1	0	0	0	0	
6) Read Status Register	1	1	0	Х	Х	Х	Х	

#### TYPICAL CONTROL SEQUENCE FOR BURST MODE APPLICATIONS

Transmit DTMF tones of 50 ms burst/50 ms pause and Receive DTMF Tones.

	•	RS0	WR	RD	b3	b2	b1	b0
1)	Write to Control Register A	1	0	1	1	1	0	1
	(tone out, DTMF, IRQ, Select Control Register	B)						
2)		1	0	1	0	0	0	0
	(burst mode)							
3)	Write to Transmit Data Register	0	0	1	0	1	1	1
	(send a digit 7)							
4)	Wait for an interrupt or poll Status Register							
5)	Read the Status Register	1	1	0	Х	Х	Х	Х
	-if bit 1 is set, the Tx is ready for the next tone.	, in whic	ch case					
	Write to Transmit Register	0	0	1	0	1	0	1
	(send a digit 5)							
	-if bit 2 is set, a DTMF tone has been received	•	ch case					
	Read the Receive Data Register	0	1	0	Х	Х	Х	Х
	-if both bits are set							
	Read the Receive Data Register	0	1	0	Х	Х	Х	X
	Write to Transmit Data Register	0	0	1	0	1	0	1
ļ								

NOTE: IN THE TX BURST MODE, STATUS REGISTER BIT 1 WILL NOT BE SET UNTIL 100 ms ( $\pm 2$  ms) AFTER THE DATA IS WRITTEN TO THE TX DATA REGISTER. IN EXTENDED BURST MODE THIS TIME WILL BE DOUBLED TO 200 ms ( $\pm 4$  ms).

# MT8888C

### Absolute Maximum Ratings\*

	Parameter	Symbol	Min	Max	Units
1	Power supply voltage V <sub>DD</sub> -V <sub>SS</sub>	V <sub>DD</sub>		6	V
2	Voltage on any pin	Vi	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
3	Current at any pin (Except V <sub>DD and</sub> V <sub>SS</sub> )			10	mA
4	Storage temperature	T <sub>ST</sub>	-65	+150	°C
5	Package power dissipation	PD		1000	mW

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

# Recommended Operating Conditions - Voltages are with respect to ground (VSS) unless otherwise stated.

	Parameter	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Positive power supply	V <sub>DD</sub>	4.75	5.00	5.25	V	
2	Operating temperature	То	-40		+85	°C	
3	Crystal clock frequency	f <sub>CLK</sub>	3.575965	3.579545	3.583124	MHz	

Typical figures are at 25 °C and for design aid only: not guaranteed and not subject to production testing.

# DC Electrical Characteristics<sup>†</sup> - $v_{SS}=0 v$ .

		Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions
1	S	Operating supply voltage	V <sub>DD</sub>	4.75	5.0	5.25	V	
2	Ū	Operating supply current	l <sub>DD</sub>		7.0	11	mA	
3	Р	Power consumption	Pc			57.8	m₩	
4	i N	High level input voltage (OSC1)	V <sub>IHO</sub>	3.5			V	Note 9*
5	P U T	Low level input voltage (OSC1)	V <sub>ILO</sub>			1.5	V	Note 9*
6	S	Steering threshold voltage	V <sub>TSt</sub>	2.2	2.3	2.5	V	V <sub>DD</sub> =5V
7	0	Low level output voltage (OSC2)	V <sub>OLO</sub>			0.1	v	No load Note 9*
8	0 U T	High level output voltage (OSC2)	V <sub>OHO</sub>	4.9			v	No load Note 9*
9	P U T	Output leakage current (IRQ)	l <sub>oz</sub>		1	10	μΑ	V <sub>OH</sub> =2.4 V
10	S	V <sub>Ref</sub> output voltage	V <sub>Ref</sub>	2.4	2.5	2.6	V	No load, V <sub>DD</sub> =5V
11		V <sub>Ref</sub> output resistance	R <sub>OR</sub>		1.3		kΩ	
12	D	Low level input voltage	VIL		-	0.8	V	
13	i g	High level input voltage	V <sub>IH</sub>	2.0			V	
14	i t a	Input leakage current	l <sub>iz</sub>			10	μΑ	$V_{IN}=V_{SS}$ to $V_{DD}$
15	Data	Source current	Іон	-1.4	-6.6		mA	V <sub>OH</sub> =2.4V
16	Bus	Sink current	lol	2.0	4.0		mA	V <sub>OL</sub> =0.4V
17	ESt	Source current	Юн	-0.5	-3.0		mA	V <sub>OH</sub> =4.6V
18	and St/Gt	Sink current	lol	2	4		mA	V <sub>OL</sub> =0.4V
19	irq/ CP	Sink current	lor	4	16		mA	V <sub>OL</sub> =0.4V

Characteristics are over recommended operating conditions unless otherwise stated. Typical figures are at 25 °C, V<sub>DD</sub> =5V and for design aid only: not guaranteed and not subject to production testing. See "Notes" following AC Electrical Characteristics Tables.

# **Electrical Characteristics**

Gain Setting Amplifier - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated, V<sub>SS</sub>= 0V.

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1	Input leakage current	I <sub>IN</sub>			100	nA	$V_{SS} \le V_{IN} \le V_{DD}$
2	Input resistance	R <sub>IN</sub>	10			MΩ	
3	input offset voltage	V <sub>os</sub>			25	mV	
4	Power supply rejection	PSRR	50			dB	1 kHz
5	Common mode rejection	CMRR	40			đB	
6	DC open loop voltage gain	Avol	40			dB	C <sub>L</sub> = 20p
7	Unity gain bandwidth	BW	1.0			MHz	C <sub>L</sub> = 20p
8	Output voltage swing	Vo	0.5		V <sub>DD</sub> -0.5	V	$R_L \ge 100 \ \text{k}\Omega$ to $V_{SS}$
9	Allowable capacitive load (GS)	CL			100	pF	PM>40°
10	Allowable resistive load (GS)	RL	50			kΩ	V <sub>O</sub> = 4Vpp
11	Common mode range	V <sub>CM</sub>	1.0		V <sub>DD</sub> -1.0	ν	$R_L = 50k\Omega$

Figures are for design aid only: not guaranteed and not subject to production testing. Characteristics are over recommended operating conditions unless otherwise stated.

### MT8888C AC Electrical Characteristics<sup>†</sup> - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

		Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Notes*
1	R	(each tone of composite		-29		+1	dBm	1,2,3,5,6
	x			27.5		869	mV <sub>RMS</sub>	1,2,3,5,6

† Characteristics are over recommended operating conditions (unless otherwise stated) using the test circuit shown in Figure 13.

# AC Electrical Characteristics<sup>†</sup> - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated. f<sub>C</sub>=3.579545 MHz

		Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes*
1		Positive twist accept				8	dB	2,3,6,9
2		Negative twist accept				8	dB	2,3,6,9
3		Freq. deviation accept		±1.5%±2Hz				2,3,5
4	R X	Freq. deviation reject		±3.5%				2,3,5
5		Third tone tolerance			-16		dB	2,3,4,5,9,10
6		Noise tolerance			-12		dB	2,3,4,5,7,9,10
7		Dial tone tolerance			22		dB	2,3,4,5,8,9

Characteristics are over recommended operating conditions unless otherwise stated.
 Typical figures are at 25°C, V<sub>DD</sub> = 5V, and for design aid only: not guaranteed and not subject to production testing.
 \*See "Notes" following AC Electrical Characteristics Tables.

# ectrical Characteristics<sup>†</sup>- Call Progress - Voltages are with respect to ground (V<sub>SS</sub>), unless otherwise stated.

Characteristics	Sym	Min	Typ‡	Max	Units	Conditions
ccept Bandwidth	f <sub>A</sub>	310		500	Hz	@ -25 dBm, Note 9
ower freg. (REJECT)	f <sub>LR</sub>		290		Hz	@ -25 dBm
pper freq. (REJECT)	f <sub>HR</sub>		540		Hz	@ -25 dBm
all progress tone detect level (total ower)		-30			dBm	

teristics are over recommended operating conditions unless otherwise stated

figures are at 25°C, V<sub>DD</sub>=5V, and for design aid only: not guaranteed and not subject to production testing

# ectrical Characteristics<sup>†</sup>- DTMF Reception - Typical DTMF tone accept and reject requirements. Actual e user selectable as per Figures 5, 6 and 7.

Characteristics	Sym	Min	Тур‡	Max	Units	Conditions
linimum tone accept duration	t <sub>REC</sub>		40		ms	
laximum tone reject duration			20		ms	
linimum interdigit pause duration	t <sub>ID</sub>		40		ms	
taximum tone drop-out duration	t <sub>OD</sub>		20		ms	

teristics are over recommended operating conditions unless otherwise stated

figures are at 25°C, V<sub>DD</sub>=5V, and for design aid only: not guaranteed and not subject to production testing

ectrical Characteristic	- Voltages are with respect to ground (V <sub>SS</sub> ), unless of	otherwise stated.
-------------------------	---	-------------------

Characteristics	Sym	Min	Тур‡	Max	Units	Conditions			
Tone present detect time	t <sub>DP</sub>	3	11	14	ms	Note 11			
Tone absent detect time	t <sub>DA</sub>	0.5	4	8.5	ms	Note 11			
Delay St to b3	t <sub>PStb3</sub>		13		μs	See Figure 7			
Delay St to RX <sub>0</sub> -RX <sub>3</sub>	t <sub>PStRX</sub>		8		μs	See Figure 7			
Tone burst duration	t <sub>BST</sub>	50		52	ms	DTMF mode			
Tone pause duration	t <sub>PS</sub>	50		52	ms	DTMF mode			
Tone burst duration (extended)	t <sub>BSTE</sub>	100		104	ms	Call Progress mode			
Tone pause duration (extended)	t <sub>PSE</sub>	100		104	ms	Call Progress mode			
High group output level	V <sub>HOUT</sub>	-6.1		-2.1	dBm	$R_L = 10k\Omega$			
Low group output level	VLOUT	-8.1		-4.1	dBm	$R_L=10k\Omega$			
Pre-emphasis	dB <sub>P</sub>	0	2	3	dB	$R_L=10k\Omega$			
Output distortion (Single Tone)	THD		-35		dB	25 kHz Bandwidth			
						$R_L=10k\Omega$			
Frequency deviation	f <sub>D</sub>		±0.7	±1.5	%	f <sub>C</sub> =3.579545 MHz			
Output load resistance	R <sub>LT</sub>	10		50	kΩ				
Crystal/clock frequency	f <sub>C</sub>	3.5759	3.5795	3.5831	MHz				
Clock input rise and fall time	t <sub>CLRF</sub>			110	ns	Ext. clock			
Clock input duty cycle	DC <sub>CL</sub>	40	50	60	%	Ext. clock			
Capacitive load (OSC2)	CLO			30	pF				
	Tone present detect time Tone absent detect time Delay St to b3 Delay St to RX <sub>0</sub> -RX <sub>3</sub> Tone burst duration Tone pause duration Tone pause duration (extended) Tone pause duration (extended) High group output level Low group output level Pre-emphasis Output distortion (Single Tone) Frequency deviation Output load resistance Crystal/clock frequency Clock input rise and fall time Clock input duty cycle	Tone present detect timet_DPTone absent detect timet_DADelay St to b3t_PStb3Delay St to RX <sub>0</sub> -RX <sub>3</sub> t_PStRXTone burst durationt_BSTTone burst durationt_PSTone burst duration (extended)t_BSTETone pause duration (extended)t_BSTETone pause duration (extended)t_PSEHigh group output levelV_HOUTLow group output levelV_LOUTPre-emphasisdBpOutput distortion (Single Tone)THDFrequency deviationf_DOutput load resistanceR_LTCrystal/clock frequencyf_CClock input duty cycleDC <sub>CL</sub>	Tone present detect time $t_{DP}$ 3Tone absent detect time $t_{DA}$ 0.5Delay St to b3 $t_{PStb3}$ Delay St to RX <sub>0</sub> -RX <sub>3</sub> $t_{PStRX}$ Tone burst duration $t_{BST}$ 50Tone pause duration (extended) $t_{BSTE}$ 100Tone pause duration (extended) $t_{PSE}$ 100Tone pause duration (extended) $t_{PSE}$ 100High group output level $V_{HOUT}$ -6.1Low group output level $V_{LOUT}$ -8.1Pre-emphasisdBp0Output distortion (Single Tone)THDFrequency deviation $f_D$ Output load resistance $R_{LT}$ 10Crystal/clock frequency $f_C$ 3.5759Clock input duty cycle $DC_{CL}$ 40	Tone present detect time $t_{DP}$ 311Tone absent detect time $t_{DA}$ 0.54Delay St to b3 $t_{PStb3}$ 13Delay St to RX <sub>0</sub> -RX <sub>3</sub> $t_{PStRX}$ 8Tone burst duration $t_{BST}$ 50Tone pause duration $t_{PS}$ 50Tone burst duration (extended) $t_{BSTE}$ 100Tone pause duration (extended) $t_{PSE}$ 100Tone pause duration (extended) $t_{PSE}$ 100High group output level $V_{HOUT}$ -6.1Low group output level $V_{LOUT}$ -8.1Pre-emphasisdB <sub>P</sub> 02Output distortion (Single Tone)THD-35Frequency deviation $f_D$ $\pm 0.7$ Output load resistance $R_{LT}$ 10Crystal/clock frequency $f_C$ $3.5759$ Clock input rise and fall time $t_{CLRF}$ Clock input duty cycle $DC_{CL}$ 4050	Tone present detect time $t_{DP}$ 31114Tone absent detect time $t_{DA}$ 0.548.5Delay St to b3 $t_{PStb3}$ 1313Delay St to RX_0-RX_3 $t_{PStRX}$ 87Tone burst duration $t_{BST}$ 5052Tone pause duration $t_{PS}$ 5052Tone burst duration (extended) $t_{BSTE}$ 100104Tone pause duration (extended) $t_{PSE}$ 100104High group output level $V_{HOUT}$ -6.1-2.1Low group output level $V_{LOUT}$ -8.1-4.1Pre-emphasisdBp023Output distortion (Single Tone)THD-3550Frequency deviation $f_D$ $\pm 0.7$ $\pm 1.5$ Output load resistance $R_{LT}$ 1050Crystal/clock frequency $f_C$ $3.5795$ $3.5831$ Clock input rise and fall time $t_{CLRF}$ 11050Clock input duty cycle $DC_{CL}$ 405060	Tone present detect time $t_{DP}$ 31114msTone absent detect time $t_{DA}$ 0.548.5msDelay St to b3 $t_{PStb3}$ 13 $\mu$ sDelay St to RX <sub>0</sub> -RX <sub>3</sub> $t_{PStRX}$ 8 $\mu$ sTone burst duration $t_{BST}$ 5052msTone pause duration $t_{PS}$ 5052msTone pause duration (extended) $t_{BSTE}$ 100104msTone pause duration (extended) $t_{PSE}$ 100104msTone pause duration (extended) $t_{PSE}$ 100104msHigh group output level $V_{HOUT}$ -6.1-2.1dBmLow group output level $V_{LOUT}$ -8.1-4.1dBmPre-emphasisdBp023dBOutput distortion (Single Tone)THD-35dBdBFrequency deviationf1050k $\Omega$ Crystal/clock frequencyfc3.57593.57953.5831MHzClock input rise and fall time $t_{CLRF}$ 110nsClock input duty cycleDC <sub>CL</sub> 405060%			

is over recommended temperature & power supply voltages.


figures are at 25°C and for design aid only: not guaranteed and not subject to production testing.


				· · · · · · · · · · · · · · · · · · ·			00/
	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Conditions
1	RD/WR clock frequency	fcyc		4.0		MHz	Figure 16
2	RD/WR cycle period	t <sub>CYC</sub>		250		ns	Figure 16
3	RD/WR rise and fall time	t <sub>R,</sub> t⊱			20	ns	Figure 16
4	Address setup time	t <sub>AS</sub>	23			ns	Figures 17 & 18
5	Address hold time	t <sub>AH</sub>	26			ns	Figures 17 & 18
6	Data hold time (read)	t <sub>DHR</sub>	22			ns	Figures 17 & 18
7	RD to valid data delay (read)	t <sub>DDR</sub>			100	ns	Figures 17 & 18
8	RD, WR pulse width low	t <sub>PWL</sub>	150			ns	Figures 16, 17 & 18
9	RD, WR pulse width high	t <sub>PWH</sub>		100		ns	Figures 16, 17 & 18
10	Data setup time (write)	t <sub>DSW</sub>	45			ns	Figures 17 & 18
11	Data hold time (write)	t <sub>DHW</sub>	10			ns	Figures 17 & 18
12	Input Capacitance (data bus)	C <sub>IN</sub>		5		pF	
13	Output Capacitance (IRQ/CP)	С <sub>ОИТ</sub>		5		pF	

C Electrical Characteristics<sup>†</sup>- MPU Interface - Voltages are with respect to ground (V<sub>SS</sub>), unless otherwise stated.

Characteristics are over recommended operating conditions unless otherwise stated Typical figures are at 25°C, V<sub>DD</sub>=5V, and for design aid only: not guaranteed and not subject to production testing

OTES: 1) dBm=decibels above or below a reference power of 1 mW into a 600 ohm load.
2) Digit sequence consists of all 16 DTMF tones.
3) Tone duration=40 ms. Tone pause=40 ms.
4) Nominal DTMF frequencies are used.
5) Both tones in the composite signal have an equal amplitude.
6) The tone pair is deviated by ± 1.5%±2 Hz.
7) Bandwidth limited (3 kHz) Gaussian noise.
8) The precise dial tone frequencies are 350 and 440 Hz (±2%).
9) Guaranteed by design and characterization. Not subject to production testing.
10) Referenced to the lowest amplitude tone in the DTMF signal.
11) For guard time calculation purposes.







# ISO<sup>2</sup>-CMOS MT8870D/MT8870D-1 Integrated DTMF Receiver

Features

- Complete DTMF Receiver
- Low power consumption
- Internal gain setting amplifier
- Adjustable guard time
- Central office quality
- Power-down mode
- Inhibit mode
- Backward compatible with MT8870C/MT8870C-1

# Applications

- Receiver system for British Telecom (BT) or CEPT Spec (MT8870D-1)
- Paging systems
- Repeater systems/mobile radio
- Credit card systems
- Remote control
- Personal computers
- Telephone answering machine

Ordering Information MT8870DE/DE-1 18 Pin Plastic DIP MT8870DS/DS-1 18 Pin SOIC MT8870DN/DN-1 20 Pin SSOP -40 °C to +85 °C

ISSUE 5

March 1997

### Description

The MT8870D/MT8870D-1 is a complete DTMF receiver integrating both the bandsplit filter and digital decoder functions. The filter section uses switched capacitor techniques for high and low group filters; the decoder uses digital counting techniques to detect and decode all 16 DTMF tone-pairs into a 4-bit code. External component count is minimized by on chip provision of a differential input amplifier, clock oscillator and latched three-state bus interface.






Figure 1 - Functional Block Diagram

# 870D/MT8870D-1 ISO<sup>2</sup>-CMOS



**18 PIN PLASTIC DIP/SOIC** 



Π

### Figure 2 - Pin Connections

### scription

Name	Description
IN+	Non-Inverting Op-Amp (Input).
IN-	Inverting Op-Amp (Input).
GS	Gain Select. Gives access to output of front end differential amplifier for connection of feedback resistor.
V <sub>Ref</sub>	<b>Reference Voltage (Output).</b> Nominally V <sub>DD</sub> /2 is used to bias inputs at mid-rail (see Fig. 6 and Fig. 10).
INH	Inhibit (Input). Logic high inhibits the detection of tones representing characters A, B, C and D. This pin input is internally pulled down.
PWDN	<b>Power Down (Input).</b> Active high. Powers down the device and inhibits the oscillator. This pin input is internally pulled down.
OSC1	Clock (Input).
OSC2	Clock (Output). A 3.579545 MHz crystal connected between pins OSC1 and OSC2 completes the internal oscillator circuit.
V <sub>SS</sub>	Ground (Input). 0V typical.
TOE	Three State Output Enable (Input). Logic high enables the outputs Q1-Q4. This pin is pulled up internally.
- Q1-Q4	Three State Data (Output). When enabled by TOE, provide the code corresponding to the last valid tone-pair received (see Table 1). When TOE is logic low, the data outputs are high impedance.
StD	<b>Delayed Steering (Output).</b> Presents a logic high when a received tone-pair has been registered and the output latch updated; returns to logic low when the voltage on St/GT falls below $V_{TSt}$ .
ESt	<b>Early Steering (Output).</b> Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.
St/GT	<b>Steering Input/Guard time (Output) Bidirectional.</b> A voltage greater than $V_{TSt}$ detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than $V_{TSt}$ frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.
V <sub>DD</sub>	Positive power supply (Input). +5V typical.
NC	No Connection.

### **Functional Description**

The MT8870D/MT8870D-1 monolithic DTMF receiver offers small size, low power consumption and high performance. Its architecture consists of a bandsplit filter section, which separates the high and ow group tones, followed by a digital counting section which verifies the frequency and duration of he received tones before passing the corresponding code to the output bus.

#### Filter Section

Separation of the low-group and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass ilters, the bandwidths of which correspond to the low and high group frequencies. The filter section also ncorporates notches at 350 and 440 Hz for exceptional dial tone rejection (see Figure 3). Each ilter output is followed by a single order switched capacitor filter section which smooths the signals orior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The putputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.

#### Decoder Section

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while





Figure 4 - Basic Steering Circuit

providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state (see "Steering Circuit").

#### **Steering Circuit**

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes  $v_c$  (see Figure 4) to rise as the capacitor discharges. Provided signal



n is maintained (ESt remains high) for the n period (tGTP), vc reaches the threshold f the steering logic to register the tone pair, its corresponding 4-bit code (see Table 1) output latch. At this point the GT output is d and drives v<sub>c</sub> to V<sub>DD</sub>. GT continues to drive long as ESt remains high. Finally, after a alay to allow the output latch to settle, the steering output flag (StD) goes high, g that a received tone pair has been ed. The contents of the output latch are ailable on the 4-bit output bus by raising the ate control input (TOE) to a logic high. The circuit works in reverse to validate the t pause between signals. Thus, as well as signals too short to be considered valid, the will tolerate signal interruptions (dropout) t to be considered a valid pause. This facility, with the capability of selecting the steering nstants externally, allows the designer to rformance to meet a wide variety of system nents.

#### lime Adjustment

y situations not requiring selection of tone and interdigital pause, the simple steering hown in Figure 4 is applicable. Component ire chosen according to the formula:

$$t_{REC} = t_{DP} + t_{GTF}$$
  
 $t_{ID} = t_{DA} + t_{GTA}$ 

ue of  $t_{DP}$  is a device parameter (see Figure  $t_{REC}$  is the minimum signal duration to be zed by the receiver. A value for C of 0.1  $\mu$ F is




Figure 5 - Guard Time Adjustment

Digit	TOE	INH	ESt	Q4	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>
ANY	L	X	н	Z	Z	Z	Z
1	н	Х	н	0	0	0	1
2	н	Х	н	0	0	1	0
3	н	х	н	0	0	1	1
4	н	Х	н	0	1	0	0
5	н	Х	н	0	1	0	1
6	H	Х	н	0	1	1	0
7	н	Х	н	0	1	1	1
8	н	X	н	1	0	0	0
9	н	х	н	1	0	0	1
0	н	Х	н	1	0	1	0
*	н	Х	н	1	0	1	1
#	н	Х	н	1 .	1	0	0
A	н	L	н	1	1	0	1
В	н	L	н	1	1	1	0
С	н	L	н	1	1	1	1
D	н	L	н	0	0	0	0
Α	н	н	L				
В	н	н	L	1		•	it code as the
С	н	н	L	1		ed code	49 110
D	н	н	L	1			

Table 1. Functional Decode Table L=LOGIC LOW, H=LOGIC HIGH, Z=HIGH IMPEDANCE X = DON'T CARE

recommended for most applications, leaving R to be selected by the designer.

Different steering arrangements may be used to select independently the guard times for tone present (t<sub>GTP</sub>) and tone absent (t<sub>GTA</sub>). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity. Increasing t<sub>RFC</sub> improves talk-off performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short t<sub>REC</sub> with a long t<sub>DO</sub> would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 5.

#### Power-down and Inhibit Mode

A logic high applied to pin 6 (PWDN) will power down the device to minimize the power consumption in a standby mode. It stops the oscillator and the functions of the filters.


Inhibit mode is enabled by a logic high input to the pin 5 (INH). It inhibits the detection of tones representing characters A, B, C, and D. The output code will remain the same as the previous detected code (see Table 1).


#### **Differential Input Configuration**

The input arrangement of the MT8870D/MT8870D-1 provides a differential-input operational amplifier as well as a bias source ( $V_{Ref}$ ) which is used to bias the inputs at mid-rail. Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain. In a single-ended configuration, the input pins are connected as shown in Figure 10 with the op-amp connected for unity gain and  $V_{Ref}$  biasing the input at  $1/_2V_{DD}$ . Figure 6 shows the differential configuration, which permits the adjustment of gain with the feedback resistor  $R_5$ .

#### **Crystal Oscillator**

The internal clock circuit is completed with the addition of an external 3.579545 MHz crystal and is normally connected as shown in Figure 10 (Single-Ended Input Configuration). However, it is possible to configure several MT8870D/MT8870D-1 devices employing only a single oscillator crystal. The oscillator output of the first device in the chain is coupled through a 30 pF capacitor to the oscillator input (OSC1) of the next device. Subsequent devices are connected in a similar fashion. Refer to Figure 7 The problems associated for details. with unbalanced loading are not a concern with the i.e., precision balancing arrangement shown. capacitors are not required.








Figure 7 - Oscillator Connection

Parameter	Unit	Resonator
R1	Ohms	10.752
L1	mH	.432
C1	pF	4.984
C0	pF	37.915
Qm	-	896.37
Δf	%	±0.2%

 Table 2. Recommended Resonator Specifications

 Note: Qm=guality factor of RLC model, i.e., 1/2IIfR1C1.

#### cations

#### VER SYSTEM FOR BRITISH TELECOM POR 1151

cuit shown in Fig. 9 illustrates the use of 0D-1 device in a typical receiver system. BT effines the input signals less than -34 dBm as -operate level. This condition can be attained osing a suitable values of  $R_1$  and  $R_2$  to 3 dB attenuation, such that -34 dBm input will correspond to -37 dBm at the gain setting of MT8870D-1. As shown in the diagram, the nent values of  $R_3$  and  $C_2$  are the guard time ments when the total component tolerance is or better performance, it is recommended to a non-symmetric guard time circuit in Fig. 8.





Figure 8 - Non-Symmetric Guard Time Circuit



# \bsolute Maximum Ratings<sup>†</sup>

	Parameter	Symbol	Min	Max	Units
-					Unics
1	DC Power Supply Voltage	V <sub>DD</sub>		7	V
2	Voltage on any pin	VI	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
3	Current at any pin (other than supply)	l <sub>i</sub>		10	mA
4	Storage temperature	T <sub>STG</sub>	-65	+150	°C
5	Package power dissipation	Po		500	mW

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. erate above 75 °C at 16 mW / °C. All leads soldered to board.

# Recommended Operating Conditions - Voltages are with respect to ground (VSS) unless otherwise stated.

	Parameter	Sym	Min	Typ‡	Max	Units	<b>Test Conditions</b>
1	DC Power Supply Voltage	V <sub>DD</sub>	4.75	5.0	5.25	V	
2	Operating Temperature	То	-40		+85	°C	
3	Crystal/Clock Frequency	fc		3.579545		MHz	
4	Crystal/Clock Freq. Tolerance	∆fc		±0.1		%	· · ··· <del>··</del> ···········

Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

## DC Electrical Characteristics - $v_{DD}=5.0V\pm 5\%$ , $v_{SS}=0V$ , $-40^{\circ}C \le T_{O} \le +85^{\circ}C$ , unless otherwise stated.

		Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	S U	Standby supply current	IDDQ		10	25	μA	PWDN=V <sub>DD</sub>
2	Ρ	Operating supply current	1 <sub>DD</sub>		3.0	9.0	mA	
3	P L Y	Power consumption	Po		15		mW	fc=3.579545 MHz
4		High level input	VIH	3.5			V	V <sub>DD</sub> =5.0V
5		Low level input voltage	V <sub>IL</sub>			1.5	V	V <sub>DD</sub> =5.0V
6	1	Input leakage current	I <sub>IH</sub> /I <sub>IL</sub>		0.1		μA	V <sub>IN</sub> =V <sub>SS</sub> or V <sub>DD</sub>
7	N P U	Pull up (source) current	Iso		7.5	20	μA	TOE (pin 10)=0, V <sub>DD</sub> =5.0V
8	T S	Pull down (sink) current	I <sub>SI</sub>		15	45	μA	INH=5.0V, PWDN=5.0V, V <sub>DD</sub> =5.0V
9		Input impedance (IN+, IN-)	R <sub>IN</sub>		10		MΩ	@ 1 kHz
10		Steering threshold voltage	V <sub>TSt</sub>	2.2	2.4	2.5	V	V <sub>DD</sub> = 5.0V
11		Low level output voltage	V <sub>OL</sub>			V <sub>SS</sub> +0.03	V	No load
12	0 U	High level output voltage	V <sub>OH</sub>	V <sub>DD</sub> -0.03			V	No load
13	T	Output low (sink) current	IOL	1.0	2.5		mA	V <sub>OUT</sub> =0.4 V
14	U	Output high (source) current	Іон	0.4	0.8		mA	V <sub>OUT</sub> =4.6 V
15	T S	V <sub>Ref</sub> output voltage	V <sub>Ref</sub>	2.3	2.5	2.7	V	No load, V <sub>DD</sub> = 5.0V
16		V <sub>Ref</sub> output resistance	R <sub>OR</sub>		1		kΩ	

Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions
ut leakage current	IIN			100	nA	$V_{SS} \le V_{IN} \le V_{DD}$
ut resistance	R <sub>IN</sub>	10			MΩ	
ut offset voltage	Vos			25	mV	
ver supply rejection	PSRR	50			dB	1 kHz
nmon mode rejection	CMRR	40			dB	$0.75 V \le V_{IN} \le 4.25 V$ biased at V <sub>Ref</sub> =2.5 V
open loop voltage gain	Avol	32			dB	
ty gain bandwidth	f <sub>C</sub>	0.30			MHz	
put voltage swing	V <sub>o</sub>	4.0			V <sub>pp</sub>	Load $\geq$ 100 k $\Omega$ to V <sub>SS</sub> @ GS
ximum capacitive load (GS)	CL			100	pF	
sistive load (GS)	RL			50	kΩ	
mmon mode range	V <sub>CM</sub>	2.5			V <sub>pp</sub>	No Load

1g Characteristics -  $V_{DD}$ =5.0V±5%,  $V_{SS}$ =0V, -40°C  $\leq$  T<sub>O</sub>  $\leq$  +85°C ,unless otherwise stated. ing Amplifier

DAC Electrical Characteristics -  $V_{DD}=5.0V \pm 5\%$ ,  $V_{SS}=0V$ ,  $-40^{\circ}C \le T_{O} \le +85^{\circ}C$ , using Test Circuit shown in Figure 10.

Characteristics	Sym	Min	Typ‡	Max	Units	Notes*
d input signal levels (each		-29		+1	dBm	1,2,3,5,6,9
of composite signal)		27.5		869	mV <sub>RMS</sub>	1,2,3,5,6,9
ative twist accept				8	dB	2,3,6,9,12
itive twist accept				8	dB	2,3,6,9,12
uency deviation accept		±1.5% ± 2 Hz				2,3,5,9
uency deviation reject		±3.5%				2,3,5,9
d tone tolerance			-16		dB	2,3,4,5,9,10
se tolerance			-12		dB	2,3,4,5,7,9,10
tone tolerance			+22		dB	2,3,4,5,8,9,11

ures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

ecibels above or below a reference power of 1 mW into a 600 ohm load. puence consists of all DTMF tones. ration= 40 ms, tone pause= 40 ms.

ondition consists of nominal DTMF frequencies. ies in composite signal have an equal amplitude. ir is deviated by  $\pm 1.5 \% \pm 2$  Hz.

th limited (3 kHz ) Gaussian noise. cise dial tone frequencies are (350 Hz and 440 Hz)  $\pm$  2 %. rror rate of better than 1 in 10,000.

ced to lowest level frequency component in DTMF signal.

ced to the minimum valid accept level.

teed by design and characterization.

#### MT8870D-1 AC Electrical Characteristics - VDD=5.0V±5%, VSS=0V, -40°C ≤ TO ≤ +85°C, using Test Circuit shown in Figure 10.

	Characteristics	Sym	Min	Typ‡	Max	Units	Notes*
		- Oyini		190	MdA		
1	Valid input signal levels (each		-31		+1	dBm	Tested at V <sub>DD</sub> =5.0V
,	tone of composite signal)		21.8		869	mV <sub>RMS</sub>	1,2,3,5,6,9
2	Insut Circuit Lough Deject		-37			dBm	Tested at V <sub>DD</sub> =5.0V
2	Input Signal Level Reject		10.9			mV <sub>RMS</sub>	1,2,3,5,6,9
3	Negative twist accept				8	dB	2,3,6,9,13
4	Positive twist accept				8	dB	2,3,6,9,13
5	Frequency deviation accept		±1.5%± 2 Hz				2,3,5,9
6	Frequency deviation reject		±3.5%				2,3,5,9
7	Third zone tolerance			-18.5		dB	2,3,4,5,9,12
8	Noise tolerance			-12		dB	2,3,4,5,7,9,10
9	Dial tone tolerance			+22		dB	2,3,4,5,8,9,11

1 Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

- \*NOTES 1. dBm= decibels above or below a reference power of 1 mW into a 600 ohm load. 2. Digit sequence consists of all DTMF tones. 3. Tone duration= 40 ms, tone pause= 40 ms. 4. Signal condition consists of nominal DTMF frequencies.

- 4. Signal condition consists of nominal DTMF frequencies.
  5. Both tones in composite signal have an equal amplitude.
  6. Tone pair is deviated by ±1.5 %± 2 Hz.
  7. Bandwidth limited (3 kHz) Gaussian noise.
  8. The precise dial tone frequencies are (350 Hz and 440 Hz) ±2 %.
  9. For an error rate of better than 1 in 10,000.
  10. Referenced to lowest level frequency component in DTMF signal.
  11. Referenced to the minimum valid accept level.
  12. Referenced to Fig. 10 input DTMF tone level at -25dBm (-28dBm at GS Pin) interference frequency range between 480-3400Hz.
  13. Guaranteed by design and characterization.

-	<b>ECUTICAL CHARACLEFISTICS</b> - $V_{DD}$ =5.0V±5%, $V_{SS}$ =0V, -40°C $\leq$ 10 $\leq$ +85°C , using fest Circuit shown in Figure 10.							
	Characteristics	Sym	Min	Typ‡	Max	Units	Conditions	
T I M I N G	Tone present detect time	t <sub>DP</sub>	5	11	14	ms	Note 1	
	Tone absent detect time	t <sub>DA</sub>	0.5	4	8.5	ms	Note 1	
	Tone duration accept	t <sub>REC</sub>			40	ms	Note 2	
	Tone duration reject	<b>t</b> REC	20			ms	Note 2	
	Interdigit pause accept	t <sub>ID</sub>			40	ms	Note 2	
	Interdigit pause reject	t <sub>00</sub>	20			ms	Note 2	
	Propagation delay (St to Q)	teq		8	11	μs	TOE=V <sub>DD</sub>	
0	Propagation delay (St to StD)	t <sub>PStD</sub>		12	16	μs	TOE=V <sub>DD</sub>	
U P U T S	Output data set up (Q to StD)	t <sub>QStD</sub>		3.4		μs	TOE=V <sub>DD</sub>	
	Propagation delay (TOE to Q ENABLE)	<sup>t</sup> рте		50		ns	load of 10 kΩ, 50 pF	
	Propagation delay (TOE to Q DISABLE)	t <sub>PTD</sub>		300		ns	load of 10 kΩ, 50 pF	
₽ D ¥ N	Power-up time	tpu		30		ms	Note 3	
	Power-down time	t <sub>PD</sub>		20		ms		
CLOCK	Crystal/clock frequency	f <sub>C</sub>	3.5759	3.5795	3.5831	MHz		
	Clock input rise time	t <sub>l.HCL</sub>			110	ns	Ext. clock	
	Clock input fall time	thicl			110	ns	Ext. clock	
	Clock input duty cycle	DC <sub>CL</sub>	40	50	60	%	Ext. clock	
	Capacitive load (OSC2)	CLO			30	pF		

ectrical Characteristics - Von=5.0V±5%, Vss=0V, -40°C ≤ To ≤ +85°C, using Test Circuit shown in Figure 10.

al figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

Jused for guard-time calculation purposes only. Used for guard-time calculation purposes only. These, user adjustable parameters, are not device specifications. The adjustable settings of these minimums and maximums are recommendations based upon network requirements. With valid tone present at input, t<sub>PU</sub> equals time from PDWN going low until ESt going high.





Figure 10 - Single-Ended Input Configuration



#### EXPLANATION OF EVENTS

- A) TONE BURSTS DETECTED, TONE DURATION INVALID, OUTPUTS NOT UPDATED.
- B) TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS
- C) END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMIAN LATCHED UNTIL NEXT VALID TONE.
- D) OUTPUTS SWITCHED TO HIGH IMPEDANCE STATE.
- E) TONE #n + 1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS (CURRENTLY HIGH IMPEDANCE).
- F) ACCEPTABLE DROPOUT OF TONE #n + 1, TONE ABSENT DURATION INVALID, OUTPUTS REMAIN LATCHED.
- G) END OF TONE #n + 1 DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMAIN LATCHED UNTIL NEXT VALID TONE.

#### EXPLANATION OF SYMBOLS

- Vin DTMF COMPOSITE INPUT SIGNAL.
- ESt EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES.
- St/GT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT.
- Q1-Q4 4-BIT DECODED TONE OUTPUT.
- SID DELAYED STEERING OUTPUT. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL.
- TOE TONE OUTPUT ENABLE (INPUT). A LOW LEVEL SHIFTS Q1-Q4 TO ITS HIGH IMPEDANCE STATE.
- TREC MAXIMUM DTMF SIGNAL DURATION NOT DETECED AS VALID
- tREC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION
- t<sub>ID</sub> MAXIMUM TIME BETWEEN VALID DTMF SIGNALS.
- t<sub>DO</sub> MAXIMUM ALLOWABLE DROP OUT DURING VALID DTMF SIGNAL.
- t<sub>DP</sub> TIME TO DETECT THE PRESENCE OF VALID DTMF SIGNALS.
- t<sub>DA</sub> TIME TO DETECT THE ABSENCE OF VALID DTMF SIGNALS.
- t<sub>GTP</sub> GUARD TIME, TONE PRESENT.
- t<sub>GTA</sub> GUARD TIME, TONE ABSENT.

# **BIODATA PENULIS**



Nama : Rully Gumilar NRP : 5103002055 Tempat / Tgl. Lahir : Cianjur / 11 Desember 1982 Agama : Islam Alamat : Jl. Wonosari Wetan Baru XIV / 3 Surabaya

# **Riwayat Pendidikan :**

- Tahun 1995, lulus SDN Wonokusumo VI no. 45 Surabaya
- Tahun 1998, lulus SMPN 1 Surabaya
- Tahun 2001, lulus SMUN 2 Surabaya
- Tahun 2002 hingga biodata ini ditulis tercatat sebagai mahasiswa Fakultas Teknik Jurusan Teknik Elektro di Universitas Katolik Widya Mandala Surabaya.