


## **LAMPIRAN A**



**KETERANGAN :**  
Rangkaian di atas tidak ada bobot bagian pada :

- Micromotore (9451)
- Sensor Salin LM351 (sensitivitas Pengukuran Sinyal (RFPS) v/d ADC 0804)
- Rangkaian IR Red Transmitter dan Irfa dan Receiver
- Rangkaian H-Bridge Driver Motor untuk Low Value dan High Value

### Title Rangkaian Unit Tangki

Size	Number	Revision
B	HB-01/082001	OK


Date : 2-Oct-2001

Sheet of 1  
Drawing No. : TA\_Harmoni

4

**KETERANGAN :**  
Rangkaian di sini untuk sebuah begin yaitu :

- A. Microcontroller (PIC16F877A)
- B. LCD Unit
- C. Rangkaian Steering Keypad
- D. Rangkaian Antena UHF dan Infrared dan Infrared Receiver
- E. Rangkaian Power Supply



Title Rangkaian Unit Pemantau & Pengendali			
Size	Number	Action	OK
B	HR03109/2001		
Date	20-Nov-00		
File	Designated/Ver. 1.0		
	Drawn by		

Title Rangkaian Limit Switch					
Sl.no	Number	Description	Revision	OK	
B	HR020808/001				

6

5

4

3

2



1

A

KETERANGAN :

Rangkaian di atas terdiri atas beberapa bagian yaitu :

- A. Rangkaian Power Supply
- B. Rangkaian Sensor Level (Limit Sensor)



## Features




- Compatible with MCS-51™ Products
- 4K Bytes of In-System Reprogrammable Flash Memory
  - Endurance: 1,000 Write/Erase Cycles
- Fully Static Operation: 0 Hz to 24 MHz
- Three-Level Program Memory Lock
- 128 x 8-Bit Internal RAM
- 32 Programmable I/O Lines
- Two 16-Bit Timer/Counters
- Six Interrupt Sources
- Programmable Serial Channel
- Low Power Idle and Power Down Modes

## Description

The AT89C51 is a low-power, high-performance CMOS 8-bit microcomputer with 4K bytes of Flash Programmable and Erasable Read Only Memory (PEROM). The device is manufactured using Atmel's high density nonvolatile memory technology and is compatible with the industry standard MCS-51™ instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89C51 is a powerful microcomputer which provides a highly flexible and cost effective solution to many embedded control applications.

## Pin Configurations

(continued)




## 8-Bit Microcontroller with 4K Bytes Flash

### AT89C51

0265F-A-12/97



## Block Diagram



The AT89C51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, two 16-bit timer/counters, a five vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator and clock circuitry. In addition, the AT89C51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power Down Mode saves the RAM contents but freezes the oscillator disabling all other chip functions until the next hardware reset.

## Pin Description

### V<sub>CC</sub>

Supply voltage.

### GND

Ground.

### Port 0

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 may also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode P0 has internal pullups.

Port 0 also receives the code bytes during Flash programming, and outputs the code bytes during program verification. External pullups are required during program verification.

### Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pullups.

Port 1 also receives the low-order address bytes during Flash programming and verification.

### Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application it uses strong internal pullups

when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ R1), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

### Port 3

Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the pullups.

Port 3 also serves the functions of various special features of the AT89C51 as listed below:

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INT0 (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

Port 3 also receives some control signals for Flash programming and verification.

### RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

### ALE/PROG

Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

### PSEN

Program Store Enable is the read strobe to external program memory.



When the AT89C51 is executing code from external program memory, **PSEN** is activated twice each machine cycle, except that two **PSEN** activations are skipped during each access to external data memory.

#### **EA/V<sub>PP</sub>**

**External Access Enable.** **EA** must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, **EA** will be internally latched on reset.

**EA** should be strapped to **V<sub>CC</sub>** for internal program executions.

This pin also receives the 12-volt programming enable voltage (**V<sub>PP</sub>**) during Flash programming, for parts that require 12-volt **V<sub>PP</sub>**.

#### **XTAL1**

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

#### **XTAL2**

Output from the inverting oscillator amplifier.

### Oscillator Characteristics

**XTAL1** and **XTAL2** are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, **XTAL2** should be left unconnected while **XTAL1** is driven as shown in Figure 2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

### Idle Mode


In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

### Status of External Pins During Idle and Power Down Modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data


It should be noted that when idle is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

Figure 1. Oscillator Connections



Note: C1, C2 = 30 pF ± 10 pF for Crystals  
= 40 pF ± 10 pF for Ceramic Resonators

Figure 2. External Clock Drive Configuration



## Power Down Mode

In the power down mode the oscillator is stopped, and the instruction that invokes power down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power down mode is terminated. The only exit from power down is a hardware reset. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before  $V_{CC}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

## Lock Bit Protection Modes

Program Lock Bits				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No program lock features.
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash is disabled.
3	P	P	U	Same as mode 2, also verify is disabled.
4	P	P	P	Same as mode 3, also external execution is disabled.

## Programming the Flash

The AT89C51 is normally shipped with the on-chip Flash memory array in the erased state (that is, contents = FFH) and ready to be programmed. The programming interface accepts either a high-voltage (12-volt) or a low-voltage ( $V_{CC}$ ) program enable signal. The low voltage programming mode provides a convenient way to program the AT89C51 inside the user's system, while the high-voltage programming mode is compatible with conventional third party Flash or EPROM programmers.

The AT89C51 is shipped with either the high-voltage or low-voltage programming mode enabled. The respective top-side marking and device signature codes are listed in the following table.

	$V_{PP} = 12V$	$V_{PP} = 5V$
Top-Side Mark	AT89C51 xxxx ywww	AT89C51 xxxx-5 yyww
Signature	(030H)=1EH (031H)=51H (032H)=FFH	(030H)=1EH (031H)=51H (032H)=05H

The AT89C51 code memory array is programmed byte-by-byte in either programming mode. To program any non-blank byte in the on-chip Flash Memory, the entire memory must be erased using the Chip Erase Mode.

## Program Memory Lock Bits

On the chip are three lock bits which can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the table below:

When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value, and holds that value until reset is activated. It is necessary that the latched value of EA be in agreement with the current logic level at that pin in order for the device to function properly.

**Programming Algorithm:** Before programming the AT89C51, the address, data and control signals should be set up according to the Flash programming mode table and Figures 3 and 4. To program the AT89C51, take the following steps.

1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise EA/V<sub>PP</sub> to 12V for the high-voltage programming mode.
5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 1.5 ms. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

**Data Polling:** The AT89C51 features Data Polling to indicate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written datum on P0.7. Once the write cycle has been completed, true data are valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

**Ready/Busy:** The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.4 is pulled low after ALE goes high during programming to indicate BUSY. P3.4 is pulled high again when programming is done to indicate READY.





**Program Verify:** If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that their features are enabled.

**Chip Erase:** The entire Flash array is erased electrically by using the proper combination of control signals and by holding ALE/PROG low for 10 ms. The code array is written with all "1"s. The chip erase operation must be executed before the code memory can be re-programmed.

**Reading the Signature Bytes:** The signature bytes are read by the same procedure as a normal verification of locations 030H,

031H, and 032H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

(030H) = 1EH indicates manufactured by Atmel  
 (031H) = 51H indicates 89C51  
 (032H) = FFH indicates 12V programming  
 (032H) = 05H indicates 5V programming

## Programming Interface

Every code byte in the Flash array can be written and the entire array can be erased by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.


All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

## Flash Programming Modes


Mode	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.6	P2.7	P3.6	P3.7
Write Code Data	H	L		H/12V	L	H	H	H
Read Code Data	H	L	H	H	L	L	H	H
Write Lock	Bit - 1	H	L		H/12V	H	H	H
	Bit - 2	H	L		H/12V	H	H	L
	Bit - 3	H	L		H/12V	H	L	H
Chip Erase	H	L	(1)"/>	H/12V	H	L	L	L
Read Signature Byte	H	L	H	H	L	L	L	L

Note: 1. Chip Erase requires a 10-ms PROG pulse.

**Figure 3.** Programming the Flash



**Figure 4.** Verifying the Flash



## Flash Programming and Verification Characteristics


$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0 \pm 10\%$

Symbol	Parameter	Min	Max	Units
$V_{PP}^{(1)}$	Programming Enable Voltage	11.5	12.5	V
$I_{PP}^{(1)}$	Programming Enable Current		1.0	mA
$1/t_{CLCL}$	Oscillator Frequency	3	24	MHz
$t_{AVGL}$	Address Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
$t_{GHAX}$	Address Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
$t_{DVGL}$	Data Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
$t_{GHDX}$	Data Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
$t_{EHSH}$	P2.7 (ENABLE) High to $V_{PP}$	$48t_{CLCL}$		
$t_{SHGL}$	$V_{PP}$ Setup to $\overline{\text{PROG}}$ Low	10		$\mu\text{s}$
$t_{GHSL}^{(1)}$	$V_{PP}$ Hold After $\overline{\text{PROG}}$	10		$\mu\text{s}$
$t_{GLGH}$	$\overline{\text{PROG}}$ Width	1	110	$\mu\text{s}$
$t_{AVQV}$	Address to Data Valid		$48t_{CLCL}$	
$t_{ELQV}$	ENABLE Low to Data Valid		$48t_{CLCL}$	
$t_{EHQZ}$	Data Float After $\overline{\text{ENABLE}}$	0	$48t_{CLCL}$	
$t_{GHBL}$	$\overline{\text{PROG}}$ High to $\overline{\text{BUSY}}$ Low		1.0	$\mu\text{s}$
$t_{WC}$	Byte Write Cycle Time		2.0	ms

Note: 1. Only used in 12-volt programming mode.


## Flash Programming and Verification Waveforms - High Voltage Mode ( $V_{PP} = 12V$ )

P1.0 - P1.7  
P2.0 - P2.3



## Flash Programming and Verification Waveforms - Low Voltage Mode ( $V_{PP} = 5V$ )

P1.0 - P1.7  
P2.0 - P2.3



**Absolute Maximum Ratings\***

Operating Temperature.....	-55°C to +125°C
Storage Temperature .....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground .....	-1.0V to +7.0V
Maximum Operating Voltage.....	6.6V
DC Output Current.....	15.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**DC Characteristics**

T<sub>A</sub> = -40°C to 85°C, V<sub>CC</sub> = 5.0V ± 20% (unless otherwise noted)

Symbol	Parameter	Condition	Min	Max	Units
V <sub>IL</sub>	Input Low Voltage	(Except EA)	-0.5	0.2 V <sub>CC</sub> - 0.1	V
V <sub>IL1</sub>	Input Low Voltage (EA)		-0.5	0.2 V <sub>CC</sub> - 0.3	V
V <sub>IH</sub>	Input High Voltage	(Except XTAL1, RST)	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V
V <sub>IH1</sub>	Input High Voltage	(XTAL1, RST)	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage <sup>(1)</sup> (Ports 1,2,3)	I <sub>OL</sub> = 1.6 mA		0.45	V
V <sub>OL1</sub>	Output Low Voltage <sup>(1)</sup> (Port 0, ALE, PSEN)	I <sub>OL</sub> = 3.2 mA		0.45	V
V <sub>OH</sub>	Output High Voltage (Ports 1,2,3, ALE, PSEN)	I <sub>OH</sub> = -60 μA, V <sub>CC</sub> = 5V ± 10%	2.4		V
		I <sub>OH</sub> = -25 μA	0.75 V <sub>CC</sub>		V
		I <sub>OH</sub> = -10 μA	0.9 V <sub>CC</sub>		V
V <sub>OH1</sub>	Output High Voltage (Port 0 in External Bus Mode)	I <sub>OH</sub> = -800 μA, V <sub>CC</sub> = 5V ± 10%	2.4		V
		I <sub>OH</sub> = -300 μA	0.75 V <sub>CC</sub>		V
		I <sub>OH</sub> = -80 μA	0.9 V <sub>CC</sub>		V
I <sub>IL</sub>	Logical 0 Input Current (Ports 1,2,3)	V <sub>IN</sub> = 0.45V		-50	μA
I <sub>TL</sub>	Logical 1 to 0 Transition Current (Ports 1,2,3)	V <sub>IN</sub> = 2V, V <sub>CC</sub> = 5V ± 10%		-650	μA
I <sub>LI</sub>	Input Leakage Current (Port 0, EA)	0.45 < V <sub>IN</sub> < V <sub>CC</sub>		±10	μA
RRST	Reset Pulldown Resistor		50	300	KΩ
C <sub>IO</sub>	Pin Capacitance	Test Freq. = 1 MHz, T <sub>A</sub> = 25°C		10	pF
I <sub>CC</sub>	Power Supply Current	Active Mode, 12 MHz		20	mA
		Idle Mode, 12 MHz		5	mA
	Power Down Mode <sup>(2)</sup>	V <sub>CC</sub> = 6V		100	μA
		V <sub>CC</sub> = 3V		40	μA

Notes: 1. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 10 mA

Maximum I<sub>OL</sub> per 8-bit port: Port 0: 26 mA

Ports 1, 2, 3: 15 mA

Maximum total I<sub>OL</sub> for all output pins: 71 mA

If I<sub>OL</sub> exceeds the test condition, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V<sub>CC</sub> for Power Down is 2V.






## AC Characteristics

(Under Operating Conditions; Load Capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; Load Capacitance for all other outputs = 80 pF)


## External Program and Data Memory Characteristics

Symbol	Parameter	12 MHz Oscillator		16 to 24 MHz Oscillator		Units
		Min	Max	Min	Max	
$t_{CLCL}$	Oscillator Frequency			0	24	MHz
$t_{LHLL}$	ALE Pulse Width	127		$2t_{CLCL}-40$		ns
$t_{AVLL}$	Address Valid to ALE Low	43		$t_{CLCL}-13$		ns
$t_{LLAX}$	Address Hold After ALE Low	48		$t_{CLCL}-20$		ns
$t_{LLIV}$	ALE Low to Valid Instruction In		233		$4t_{CLCL}-65$	ns
$t_{LLPL}$	ALE Low to PSEN Low	43		$t_{CLCL}-13$		ns
$t_{PLPH}$	PSEN Pulse Width	205		$3t_{CLCL}-20$		ns
$t_{PLIV}$	PSEN Low to Valid Instruction In		145		$3t_{CLCL}-45$	ns
$t_{PXIX}$	Input Instruction Hold After PSEN	0		0		ns
$t_{PXIZ}$	Input Instruction Float After PSEN		59		$t_{CLCL}-10$	ns
$t_{PXAV}$	PSEN to Address Valid	75		$t_{CLCL}-8$		ns
$t_{AVIV}$	Address to Valid Instruction In		312		$5t_{CLCL}-55$	ns
$t_{PLAZ}$	PSEN Low to Address Float		10		10	ns
$t_{RLRH}$	RD Pulse Width	400		$6t_{CLCL}-100$		ns
$t_{WLWH}$	WR Pulse Width	400		$6t_{CLCL}-100$		ns
$t_{RLDV}$	RD Low to Valid Data In		252		$5t_{CLCL}-90$	ns
$t_{RHDX}$	Data Hold After RD	0		0		ns
$t_{RHDZ}$	Data Float After RD		97		$2t_{CLCL}-28$	ns
$t_{LLDV}$	ALE Low to Valid Data In		517		$8t_{CLCL}-150$	ns
$t_{AVDV}$	Address to Valid Data In		585		$9t_{CLCL}-165$	ns
$t_{LLWL}$	ALE Low to RD or WR Low	200	300	$3t_{CLCL}-50$	$3t_{CLCL}+50$	ns
$t_{AVWL}$	Address to RD or WR Low	203		$4t_{CLCL}-75$		ns
$t_{QVWX}$	Data Valid to WR Transition	23		$t_{CLCL}-20$		ns
$t_{QVWH}$	Data Valid to WR High	433		$7t_{CLCL}-120$		ns
$t_{WHQX}$	Data Hold After WR	33		$t_{CLCL}-20$		ns
$t_{RLAZ}$	RD Low to Address Float		0		0	ns
$t_{WHLH}$	RD or WR High to ALE High	43	123	$t_{CLCL}-20$	$t_{CLCL}+25$	ns


## External Program Memory Read Cycle




## External Data Memory Read Cycle



## External Data Memory Write Cycle



## External Clock Drive Waveforms



## External Clock Drive


Symbol	Parameter	Min	Max	Units
$1/t_{CLCL}$	Oscillator Frequency	0	24	MHz
$t_{CLCL}$	Clock Period	41.6		ns
$t_{CHCX}$	High Time	15		ns
$t_{CLCX}$	Low Time	15		ns
$t_{CLCH}$	Rise Time		20	ns
$t_{CHCL}$	Fall Time		20	ns

## Serial Port Timing: Shift Register Mode Test Conditions


( $V_{CC} = 5.0 \text{ V} \pm 20\%$ ; Load Capacitance = 80 pF)

Symbol	Parameter	12 MHz Osc		Variable Oscillator		Units
		Min	Max	Min	Max	
$t_{XLXL}$	Serial Port Clock Cycle Time	1.0		$12t_{CLCL}$		μs
$t_{QVXH}$	Output Data Setup to Clock Rising Edge	700		$10t_{CLCL}-133$		ns
$t_{XHQX}$	Output Data Hold After Clock Rising Edge	50		$2t_{CLCL}-117$		ns
$t_{XHDX}$	Input Data Hold After Clock Rising Edge	0		0		ns
$t_{XHDV}$	Clock Rising Edge to Input Data Valid		700		$10t_{CLCL}-133$	ns


## Shift Register Mode Timing Waveforms



## AC Testing Input/Output Waveforms<sup>(1)</sup>      Float Waveforms<sup>(1)</sup>



Note: 1. AC Inputs during testing are driven at  $V_{CC} - 0.5\text{V}$  for a logic 1 and  $0.45\text{V}$  for a logic 0. Timing measurements are made at  $V_{IH}$  min. for a logic 1 and  $V_{IL}$  max. for a logic 0.



Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.



## Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
12	5V ± 20%	AT89C51-12AC	44A	Commercial (0°C to 70°C)
		AT89C51-12JC	44J	
		AT89C51-12PC	40P6	
		AT89C51-12QC	44Q	
		AT89C51-12AI	44A	Industrial (-40°C to 85°C)
		AT89C51-12JI	44J	
		AT89C51-12PI	40P6	
		AT89C51-12QI	44Q	
		AT89C51-12AA	44A	Automotive (-40°C to 105°C)
		AT89C51-12JA	44J	
		AT89C51-12PA	40P6	
		AT89C51-12QA	44Q	
16	5V ± 20%	AT89C51-16AC	44A	Commercial (0°C to 70°C)
		AT89C51-16JC	44J	
		AT89C51-16PC	40P6	
		AT89C51-16QC	44Q	
		AT89C51-16AI	44A	Industrial (-40°C to 85°C)
		AT89C51-16JI	44J	
		AT89C51-16PI	40P6	
		AT89C51-16QI	44Q	
		AT89C51-16AA	44A	Automotive (-40°C to 105°C)
		AT89C51-16JA	44J	
		AT89C51-16PA	40P6	
		AT89C51-16QA	44Q	
20	5V ± 20%	AT89C51-20AC	44A	Commercial (0°C to 70°C)
		AT89C51-20JC	44J	
		AT89C51-20PC	40P6	
		AT89C51-20QC	44Q	
		AT89C51-20AI	44A	Industrial (-40°C to 85°C)
		AT89C51-20JI	44J	
		AT89C51-20PI	40P6	
		AT89C51-20QI	44Q	

**AT89C51**

# AT89C51

## Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	5V ± 20%	AT89C51-24AC	44A	Commercial (0°C to 70°C)
		AT89C51-24JC	44J	
		AT89C51-24PC	44P6	
		AT89C51-24QC	44Q	
	AT89C51-24AI	44A	44A	Industrial (-40°C to 85°C)
		44J	44J	
		44P6	44P6	
		44Q	44Q	

### Package Type

44A	44 Lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
44Q	44 Lead, Plastic Gull Wing Quad Flatpack (PQFP)



# LM124/LM224/LM324/LM2902 Low Power Quad Operational Amplifiers

## General Description

The LM124 series consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM124 series can be directly operated off of the standard +5V power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional  $\pm 15V$  power supplies.

## Unique Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage
- The unity gain cross frequency is temperature compensated
- The input bias current is also temperature compensated


## Advantages

- Eliminates need for dual supplies
- Four internally compensated op amps in a single package
- Allows direct sensing near GND and V<sub>OUT</sub> also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

## Features

- |  |                             |
|--|-----------------------------|
| ■ Internally frequency compensated for unity gain  | 100 dB                      |
| ■ Large DC voltage gain  | $\pm 1.5V$ to $\pm 16V$     |
| ■ Wide bandwidth (unity gain)  | 1 MHz                       |
| (temperature compensated)  |                             |
| ■ Wide power supply range:   |                             |
| Single supply or dual supplies   | 3V to 32V                   |
|  | $\pm 1.5V$ to $\pm 16V$     |
| ■ Very low supply current drain ( $700\ \mu A$ )—essentially independent of supply voltage | 45 nA                       |
| ■ Low input biasing current (temperature compensated)                                      | 2 mV                        |
| ■ Low input offset voltage and offset current  | 5 nA                        |
| ■ Input common-mode voltage range includes ground  |                             |
| ■ Differential input voltage range equal to the power supply voltage                       |                             |
| ■ Large output voltage swing   | 0V to V <sup>+</sup> ~ 1.5V |

## Connection Diagram




Top View


Order Number LM124J, LM124AJ, LM124J/883\*,  
LM124AJ/883\*, LM224J, LM224AJ, LM324J, LM324M,  
LM324AM, LM2902M, LM324N, LM324AN or LM2902N  
See NS Package Number J14A, M14A or N14A

\*LM124A available per JM38510/11006

\*\*LM124 available per JM38510/11005



Order Number LM124AE/883 or LM124E/883  
See NS Package Number E20A



Order Number LM124AW/883 or LM124W/883  
See NS Package Number W14B

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.  
(Note 9)

Supply Voltage, $V^+$	LM124/LM224/LM324 LM124A/LM224A/LM324A	LM2902	26V	Storage Temperature Range Lead Temperature (Soldering, 10 seconds) Soldering Information	LM124/LM224/LM324A LM124A/LM224A/LM324A	-65°C to +150°C	-65°C to +150°C	LM2902
Differential Input Voltage	32V	-0.3V to +32V	26V	Dual-in-Line Package Small Outline Package	260°C	260°C	260°C	260°C
Input Current ( $V_N < -0.3V$ ) (Note 3)	50 mA		50 mA	Vapor Phase (60 seconds) Infrared (15 seconds)	260°C	215°C	215°C	215°C
Power Dissipation (Note 1)	1130 mW	1130 mW	1260 mW	See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.	220°C	220°C	220°C	220°C
Molded DIP	1260 mW	1260 mW	800 mW	ESD Tolerance (Note 10)	250V	250V	250V	250V
Cavity DIP	800 mW							
Small Outline Package								
Output Short-Circuit to GND (One Amplifier) (Note 2)	Continuous	Continuous	Continuous					
$V^+ \leq 15V$ and $T_A = 25^\circ C$								
Operating Temperature Range	$0^\circ C$ to $+70^\circ C$ -25°C to +85°C -55°C to +125°C							
LM324/LM324A								
LM224/LM224A								
LM124/LM124A								

## Electrical Characteristics $V^+ = +5.0V$ , (Note 4), unless otherwise stated

Parameter	Conditions	LM124A		LM224A		LM324A		LM2902	
		Min	Typ	Max	Min	Typ	Max	Min	Typ
Input Offset Voltage (Note 5)	$T_A = 25^\circ C$	1	2	1	3	2	3	2	7
Input Bias Current (Note 6)	$ I_{IN(+)} $ or $ I_{IN(-)} $ , $V_{CM} = 0V$ , $T_A = 25^\circ C$	20	50	40	80	45	100	45	250
Input Offset Current $T_A = 25^\circ C$	$ I_{IN(+)} - I_{IN(-)} $ , $V_{CM} = 0V$ ,	2	10	2	15	5	30	3	50
Input Common-Mode Voltage Range (Note 7)	$V^+ = 30V$ , (LM2902), $V^+ = 26V$ , $T_A = 25^\circ C$	0	$V^+ - 1.5$						
Supply Current	Over Full Temperature Range $R_L = \infty$ on All Op Amps $V^+ = 30V$ (LM2902) $V^+ = 26V$ $V^+ = 5V$	1.5	3	1.5	3	1.5	3	1.5	3
Large Signal Voltage Gain	$V^+ = 15V$ , $R_L \geq 2 k\Omega$ , $(V_Q = 1V to 11V)$ , $T_A = 25^\circ C$	50	100	25	100	50	100	25	100
Common-Mode Rejection Ratio	DC, $V_{CM} = 0V$ to $V^+ - 1.5V$ , $T_A = 25^\circ C$	70	85	70	85	65	85	65	85
Power Supply Rejection Ratio	$V^+ = 5V$ to $30V$ (LM2902), $V^+ = 5V$ to $26V$ , $T_A = 25^\circ C$	65	100	65	100	65	100	50	100

### Electrical Characteristics $V^+ = +5.0V$ (Note 4) unless otherwise stated (Continued)

Parameter	Conditions	LM124A		LM224A		LM324A		LM124/LM224		LM324		Units	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	
Amplifier-to-Amplifier Coupling (Note 6)	$1 = 1\text{ kHz}$ to $20\text{ kHz}$ , $T_A = 25^\circ\text{C}$ (Input Referred)	-120		-120		-120		-120		-120		-120	dB
Output Current Source	$V_{IN^+} = 1V$ , $V_{IN^-} = 0V$ , $V^+ = 15V$ , $V_O = 2V$ , $T_A = 25^\circ\text{C}$	20	40	20	40	20	40	20	40	20	40	20	40 mA
Sink	$V_{IN^+} = 1V$ , $V_{IN^-} = 0V$ , $V^+ = 15V$ , $V_O = 2V$ , $T_A = 25^\circ\text{C}$	10	20	10	20	10	20	10	20	10	20	10	20
	$V_{IN^+} = 1V$ , $V_{IN^-} = 0V$ , $V^+ = 15V$ , $V_O = 200mV$ , $T_A = 25^\circ\text{C}$	12	50	12	50	12	50	12	50	12	50	12	50 $\mu A$
Short Circuit to Ground (Note 2)	$V^+ = 15V$ , $T_A = 25^\circ\text{C}$	40	60	40	60	40	60	40	60	40	60	40	60 mA
Input Offset Voltage (Note 5)	$ IN(+)  -  IN(-)  = 0V$	4		4		5		7		9		10	mV
Input Offset Voltage Drift	$R_S = 0\Omega$	7	20	7	20	7	30	7	30	7	30	7	$\mu V/\text{^\circ C}$
Input Offset Current	$ IN(+)  -  IN(-)  = 0V$	30		30		75		100		100		150	45 nA
Input Offset Current Drift	$R_S = 0\Omega$	10	200	10	200	10	300	10	300	10	300	10	pA/ $^\circ\text{C}$
Input Bias Current	$ IN(+) $ or $ IN(-) $	40	100	40	100	40	200	40	300	40	500	40	500 nA
Input Common-Mode Voltage Range (Note 7)	$V^+ = +30V$ , $V^+ = 26V$	0	$V^+ - 20$	0	$V^+ - 20$	0	$V^+ - 20$	0	$V^+ - 20$	0	$V^+ - 20$	0	$V^+ - 20$ V
Large Signal Voltage Gain	$V^+ = +15V$ ( $V_O$ Swing = 1V to 11V) $R_L \geq 2 k\Omega$	25		25		15		25		15		15	V/mV
Output Voltage Swing	$V_{OH} = 30V$ , $V^+ = 28V$ (LM2802, $V^+ = 28V$ )	26		26		26		26		26		22	V
	$V_{OL} = 5V$ , $R_L = 10 k\Omega$	5	20	5	20	5	20	5	20	5	20	5	100 mV

## Electrical Characteristics $V^+ = +5.0V$ (Note 4) unless otherwise stated (Continued)

Parameter	Conditions	LM124A			LM224A			LM324A			LM124/LM224			LM324			LM2802		
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
Output Current Source	$V_O = 2V$	$V_{IN}^+ = +1V$ , $V_{IN}^- = 0V$ , $V^+ = 15V$	10	20	10	20	10	20	10	20	10	20	10	20	10	20	10	20	mA
	$V_O = 0V$	$V_{IN}^+ = +1V$ , $V_{IN}^- = 0V$ , $V^+ = 15V$	10	15	5	8	5	8	5	8	5	8	5	8	5	8	5	8	mA

Note 1: For operating at high temperatures, the LM324/LM224A/LM2802 must be derated based on a  $+125^\circ C$  maximum junction temperature and a thermal resistance of  $48^\circ C/W$  which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM224/LM224A and LM124/LM124A can be derated based on a  $+150^\circ C$  maximum junction temperature. The dissipation is the total on all four amplifiers—use external resistors, where possible, to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.

Note 2: Short circuits from the output to  $V^+$  can cause excessive heating and cause eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40 mA independent of the magnitude of  $V^+$ . At values of supply voltage in excess of  $+15V$ , continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers. Note 3: The input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the  $V^+$  voltage level (or to ground for large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than  $-0.3V$  (at  $25^\circ C$ ). Note 4: These specifications are limited to  $-55^\circ C \leq T_A \leq +125^\circ C$  for the LM224/LM124A. With the LM324/LM224A, all temperature specifications are limited to  $-40^\circ C \leq T_A \leq +85^\circ C$ .

Note 5:  $V_O \approx 1.4V$ ,  $R_S = 0\Omega$  with  $V^+ = 0V$  to  $V^+ = 1.5V$  for LM2802,  $V^+$  from 5V to 26V.

Note 6: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the output so no loading change exists on the input lines.


Note 7: The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than  $0.3V$  (at  $25^\circ C$ ). The upper end of the common-mode voltage range is  $V^+ - 1.5V$  (at  $25^\circ C$ ), but either or both inputs can go to  $+3V$  without damage ( $+28V$  for LM2802), independent of the magnitude of  $V^+$ .

Note 8: Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequencies.













Note 9: Refer to RETS124AX for LM124A military specifications and refer to RETS124X for LM124 military specifications.

Note 10: Human body model,  $1.5 k\Omega$  in series with  $100 pF$ .

Schematic Diagram (Each Amplifier)





## Typical Performance Characteristics



TL/H/9299-3

## Typical Performance Characteristics (LM2902 only)



TL/H/9299-4

## Application Hints

The LM124 series are op amps which operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of 0 V<sub>DC</sub>. These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At 25°C amplifier operation is possible down to a minimum supply voltage of 2.3 V<sub>DC</sub>.

The pinouts of the package have been designed to simplify PC board layouts. Inverting inputs are adjacent to outputs for all of the amplifiers and the outputs have also been placed at the corners of the package (pins 1, 7, 8, and 14).

Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than  $V^+$  without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 V<sub>DC</sub> (at 25°C). An input clamp diode with a resistor to the IC input terminal can be used.

To reduce the power supply drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover distortion.

Where the load is directly coupled, as in dc applications, there is no crossover distortion.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.



The bias network of the LM124 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 3 V<sub>DC</sub> to 30 V<sub>DC</sub>.

Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see typical performance characteristics) than a standard IC op amp.

The circuits presented in the section on typical applications emphasize operation on only a single power supply voltage. If complementary power supplies are available, all of the standard op amp circuits can be used. In general, introducing a pseudo-ground (a bias voltage reference of  $V^+/2$ ) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wide input common-mode voltage range which includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily be accommodated.


## Typical Single-Supply Applications ( $V^+ = 5.0 \text{ V}_{\text{DC}}$ )

Non-Inverting DC Gain (0V Input = 0V Output)



TL/H/9299-5


DC Summing Amplifier  
( $V_{\text{IN}}'s \geq 0 \text{ V}_{\text{DC}}$  and  $V_o \geq V_{\text{DC}}$ )



TL/H/9299-6


Where:  $V_o = V_1 + V_2 - V_3 - V_4$   
 $(V_1 + V_2) \geq (V_3 + V_4)$  to keep  $V_o > 0 \text{ V}_{\text{DC}}$

Power Amplifier




TL/H/9299-7

LED Driver



TL/H/9299-8


"BI-QUAD" RC Active Bandpass Filter




TL/H/9299-9

## Typical Single-Supply Applications ( $V^+ = 5.0 \text{ V}_{\text{DC}}$ ) (Continued)


### Fixed Current Sources




### Lamp Driver




### Current Monitor




### Driving TTL



### Voltage Follower




### Pulse Generator




### Typical Single-Supply Applications ( $V^+ = 5.0 \text{ V}_{\text{DC}}$ ) (Continued)

Squarewave Oscillator




TL/H/9299-16

Pulse Generator



TL/H/9299-17


High Compliance Current Sink



$I_o = 1 \text{ amp/volt } V_{IN}$   
(Increase  $R_E$  for  $I_o$  small)


TL/H/9299-18

Low Drift Peak Detector




TL/H/9299-19

Comparator with Hysteresis



TL/H/9299-20


Ground Referencing a Differential Input Signal



TL/H/9299-21

## Typical Single-Supply Applications ( $V^+ = 5.0$ VDC) (Continued)


Voltage Controlled Oscillator Circuit



TL/H/9299-22


\*Wide control voltage range:  $0$  VDC  $\leq V_C \leq 2$  ( $V^+ - 1.5$  VDC)

Photo Voltaic-Cell Amplifier



TL/H/9299-23

AC Coupled Inverting Amplifier




TL/H/9299-24

1


**Typical Single-Supply Applications ( $V^+ = 5.0 \text{ V}_{\text{DC}}$ ) (Continued)**

**AC Coupled Non-Inverting Amplifier**




TL/H/9299-25

**DC Coupled Low-Pass RC Active Filter**



TL/H/9299-26


**High Input Z, DC Differential Amplifier**



TL/H/9299-27

## Typical Single-Supply Applications ( $V^+ = 5.0 \text{ V}_{\text{DC}}$ ) (Continued)

High Input Z Adjustable-Gain DC Instrumentation Amplifier




TL/H/9299-28

$$V_O = 1 + \frac{2R_1}{R_2} (V_2 - V_1)$$


As shown  $V_O = 101 (V_2 - V_1)$

Using Symmetrical Amplifiers to Reduce Input Current (General Concept)



TL/H/9299-29

Bridge Current Amplifier




$$\text{For } \delta \ll 1 \text{ and } R_f \gg R$$

$$V_O \approx V_{\text{REF}} \left( \frac{\delta}{2} \right) \frac{R_f}{R}$$


TL/H/9299-30

**Typical Single-Supply Applications ( $V^+ = 5.0 \text{ V}_{\text{DC}}$ ) (Continued)**




TL/H/9299-31

**Physical Dimensions** inches (millimeters)



**Leadless Chip Carrier Package**  
Order Number LM124AE/883 or LM124E/883  
NS Package Number E20A



E20A (REV D)




**Ceramic Dual-In-Line Package (J)**  
Order Number LM124J, LM124AJ, LM124AJ/883, LM124J/883, LM224J, LM224AJ or LM324J  
NS Package Number J14A

J14A (REV G)

**Physical Dimensions** inches (millimeters) (Continued)




**S.O. Package (M)**  
Order Number LM324M, LM324AM or LM2902M  
NS Package Number M14A



**Molded Dual-In-Line Package (N)**  
Order Number LM324N, LM324AN or LM2902N  
NS Package Number N14A

**LM124/LM224/LM324/LM2902  
Low Power Quad Operational Amplifiers**

**Physical Dimensions** inches (millimeters) (Continued)



**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:


1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 National Semiconductor  
Corporation  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: (800) 272-9959  
Fax: (800) 737-7018

National Semiconductor  
Europe  
Fax: (+49) 0-180-530 85 86  
Email: [crgpe@kern2.nsc.com](mailto:crgpe@kern2.nsc.com)  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor  
Hong Kong Ltd.  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1800  
Fax: (852) 2736-9990

National Semiconductor  
Japan Ltd.  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408



## LM35/LM35A/LM35C/LM35CA/LM35D Precision Centigrade Temperature Sensors

### General Description

The LM35 series are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature. The LM35 thus has an advantage over linear temperature sensors calibrated in °K, as the user is not required to subtract a large constant voltage from its output to obtain convenient Centigrade scaling. The LM35 does not require any external calibration or trimming to provide typical accuracies of  $\pm 1/4^\circ\text{C}$  at room temperature and  $\pm 3/4^\circ\text{C}$  over a full  $-55$  to  $+150^\circ\text{C}$  temperature range. Low cost is assured by trimming and calibration at the wafer level. The LM35's low output impedance, linear output, and precise inherent calibration make interfacing to readout or control circuitry especially easy. It can be used with single power supplies, or with plus and minus supplies. As it draws only  $60 \mu\text{A}$  from its supply, it has very low self-heating, less than  $0.1^\circ\text{C}$  in still air. The LM35 is rated to operate over a  $-55^\circ$  to  $+150^\circ\text{C}$  temperature range, while the LM35C is rated for a  $-40^\circ$  to  $+100^\circ\text{C}$  range ( $-10^\circ$  with improved accuracy). The LM35 series is

available packaged in hermetic TO-46 transistor packages, while the LM35C, LM35CA, and LM35D are also available in the plastic TO-92 transistor package. The LM35D is also available in an 8-lead surface mount small outline package and a plastic TO-202 package.

### Features

- Calibrated directly in ° Celsius (Centigrade)
- Linear  $+ 10.0 \text{ mV}/^\circ\text{C}$  scale factor
- $0.5^\circ\text{C}$  accuracy guaranteed (at  $+25^\circ\text{C}$ )
- Rated for full  $-55$  to  $+150^\circ\text{C}$  range
- Suitable for remote applications
- Low cost due to wafer-level trimming
- Operates from 4 to 30 volts
- Less than  $60 \mu\text{A}$  current drain
- Low self-heating,  $0.08^\circ\text{C}$  in still air
- Nonlinearity only  $\pm 1/4^\circ\text{C}$  typical
- Low impedance output,  $0.1 \Omega$  for 1 mA load

### Connection Diagrams

TO-46  
Metal Can Package\*




TL/H/5516-1

\*Case is connected to negative pin (GND)

Order Number LM35H, LM35AH,  
LM35CH, LM35CAH or LM35DH  
See NS Package Number H03H


TO-92  
Plastic Package



TL/H/5516-2

Order Number LM35CZ,  
LM35CAZ or LM35DZ  
See NS Package Number Z03A

Small Outline Molded Package




TL/H/5516-2

Top View

N.C. = No Connection

Order Number LM35DM  
See NS Package Number M08A


TO-202  
Plastic Package



TL/H/5516-24


Order Number LM35DP  
See NS Package Number P03A

### Typical Applications



TL/H/5516-3

FIGURE 1. Basic Centigrade  
Temperature Sensor ( $+2^\circ\text{C}$  to  $+150^\circ\text{C}$ )



TL/H/5516-4

Choose  $R_1 = -V_S/50 \mu\text{A}$

$V_{OUT} = +1.500 \text{ mV at } +150^\circ\text{C}$

$\sim +250 \text{ mV at } +25^\circ\text{C}$

$\sim -550 \text{ mV at } -55^\circ\text{C}$

FIGURE 2. Full-Range Centigrade  
Temperature Sensor

**Absolute Maximum Ratings (Note 10)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	+ 35V to - 0.2V
Output Voltage	+ 6V to - 1.0V
Output Current	10 mA
Storage Temp., TO-46 Package,	- 60°C to + 180°C
TO-92 Package,	- 60°C to + 150°C
SO-8 Package,	- 65°C to + 150°C
TO-202 Package,	- 65°C to + 150°C

## Lead Temp.:

TO-46 Package, (Soldering, 10 seconds)	300°C
TO-92 Package, (Soldering, 10 seconds)	260°C
TO-202 Package, (Soldering, 10 seconds)	+ 230°C

## SO Package (Note 12):

Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
ESD Susceptibility (Note 11)	2500V

Specified Operating Temperature Range:  $T_{MIN}$  to  $T_{MAX}$  (Note 2)

LM35, LM35A	- 55°C to + 150°C
LM35C, LM35CA	- 40°C to + 110°C
LM35D	0°C to + 100°C

**Electrical Characteristics (Note 1) (Note 6)**

Parameter	Conditions	LM35A			LM35CA			Units (Max.)
		Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	
Accuracy (Note 7)	$T_A = + 25^\circ C$ $T_A = - 10^\circ C$ $T_A = T_{MAX}$ $T_A = T_{MIN}$	$\pm 0.2$ $\pm 0.3$ $\pm 0.4$ $\pm 0.4$	$\pm 0.5$ $\pm 1.0$ $\pm 1.0$ $\pm 1.0$		$\pm 0.2$ $\pm 0.3$ $\pm 0.4$ $\pm 0.4$	$\pm 0.5$ $\pm 1.0$ $\pm 1.0$ $\pm 1.0$	$\pm 1.0$ $\pm 1.5$ $\pm 1.5$ $\pm 1.5$	°C
Nonlinearity (Note 8)	$T_{MIN} \leq T_A \leq T_{MAX}$	$\pm 0.18$		$\pm 0.35$	$\pm 0.15$		$\pm 0.3$	°C
Sensor Gain (Average Slope)	$T_{MIN} \leq T_A \leq T_{MAX}$	$+ 10.0$	$+ 9.9$ , $+ 10.1$		$+ 10.0$		$+ 9.9$ , $- 10.1$	mV/°C
Load Regulation (Note 3) $0 \leq I_L \leq 1$ mA	$T_A = + 25^\circ C$ $T_{MIN} \leq T_A \leq T_{MAX}$	$\pm 0.4$ $\pm 0.5$	$\pm 1.0$	$\pm 3.0$	$\pm 0.4$ $\pm 0.5$	$\pm 1.0$	$\pm 3.0$	mV/mA mV/mA
Line Regulation (Note 3)	$T_A = + 25^\circ C$ $4V \leq V_S \leq 30V$	$\pm 0.01$ $\pm 0.02$	$\pm 0.05$	$\pm 0.1$	$\pm 0.01$ $\pm 0.02$	$\pm 0.05$	$\pm 0.1$	mV/V mV/V
Dissident Current (Note 9)	$V_S = + 5V, + 25^\circ C$ $V_S = + 5V$ $V_S = + 30V, + 25^\circ C$ $V_S = + 30V$	56 105 56.2 105.5	67 131 68 133	56 91 56.2 91.5	67 114 68 116			μA μA μA μA
Change of Dissident Current (Note 3)	$4V \leq V_S \leq 30V, + 25^\circ C$ $4V \leq V_S \leq 30V$	0.2 0.5	1.0	2.0	0.2 0.5	1.0	2.0	μA μA
Temperature Coefficient of Dissident Current		$+ 0.39$		$+ 0.5$	$+ 0.39$		$+ 0.5$	μA/°C
Minimum Temperature for Rated Accuracy	In circuit of Figure 1, $I_L = 0$	+ 1.5		+ 2.0	+ 1.5		+ 2.0	°C
Long Term Stability	$T_J = T_{MAX}$ , for 1000 hours	$\pm 0.08$			$\pm 0.08$			°C

Note 1: Unless otherwise noted, these specifications apply: - 55°C  $\leq T_J \leq + 150^\circ C$  for the LM35 and LM35A; - 40°C  $\leq T_J \leq + 110^\circ C$  for the LM35C and LM35CA; and  $- 55^\circ C \leq T_J \leq + 100^\circ C$  for the LM35D.  $V_S = + 5Vdc$  and  $I_{LOAD} = 50 \mu A$ , in the circuit of Figure 2. These specifications also apply from + 2°C to  $T_{MAX}$  in the circuit of Figure 1. Specifications in boldface apply over the full rated temperature range.

Note 2: Thermal resistance of the TO-46 package is  $400^\circ C/W$ , junction to ambient, and  $24^\circ C/W$  junction to case. Thermal resistance of the TO-92 package is  $160^\circ C/W$ , junction to ambient. Thermal resistance of the small outline molded package is  $220^\circ C/W$ , junction to ambient. Thermal resistance of the TO-202 package is  $15^\circ C/W$ , junction to ambient. For additional thermal resistance information see table in the Applications section.

## Electrical Characteristics (Note 1) (Note 6) (Continued)

Parameter	Conditions	LM35			LM35C, LM35D			Units (Max)
		Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	
Accuracy, LM35, LM35C (Note 7)	$T_A = +25^\circ\text{C}$ $T_A = -10^\circ\text{C}$ $T_A = T_{\text{MAX}}$ $T_A = T_{\text{MIN}}$	$\pm 0.4$ $\pm 0.5$ $\pm 0.8$ $\pm 0.8$	$\pm 1.0$ $\pm 1.5$	$\pm 0.4$ $\pm 0.5$ $\pm 0.8$ $\pm 0.8$	$\pm 0.4$ $\pm 1.0$	$\pm 1.5$	$\pm 1.5$ $\pm 1.5$ $\pm 2.0$	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$
Accuracy, LM35D (Note 7)	$T_A = +25^\circ\text{C}$ $T_A = T_{\text{MAX}}$ $T_A = T_{\text{MIN}}$				$\pm 0.6$ $\pm 0.9$ $\pm 0.9$	$\pm 1.5$	$\pm 2.0$ $\pm 2.0$	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$
Nonlinearity	$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	$\pm 0.3$		$\pm 0.5$	$\pm 0.2$		$\pm 0.5$	$^\circ\text{C}$
Sensor Gain (Average Slope)	$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	$+10.0$	$+9.8,$ $+10.2$		$+10.0$		$+9.8,$ $+10.2$	$\text{mV}/\text{C}$
Load Regulation (Note 3) $0 \leq I_L \leq 1 \text{ mA}$	$T_A = +25^\circ\text{C}$ $T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	$\pm 0.4$ $\pm 0.5$	$\pm 2.0$ $\pm 5.0$	$\pm 0.4$ $\pm 0.5$	$\pm 2.0$		$\pm 5.0$	$\text{mV}/\text{mA}$ $\text{mV}/\text{mA}$
Line Regulation (Note 3)	$T_A = +25^\circ\text{C}$ $4V \leq V_S \leq 30V$	$\pm 0.01$ $\pm 0.02$	$\pm 0.1$ $\pm 0.2$	$\pm 0.01$ $\pm 0.02$	$\pm 0.1$		$\pm 0.2$	$\text{mV}/\text{V}$ $\text{mV}/\text{V}$
Quiescent Current (Note 9)	$V_S = +5V, +25^\circ\text{C}$ $V_S = +5V$ $V_S = +30V, +25^\circ\text{C}$ $V_S = +30V$	56 105 56.2 105.5	80 158 82 161	56 91 56.2 91.5	80 82 82 141			$\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$
Change of Quiescent Current (Note 3)	$4V \leq V_S \leq 30V, +25^\circ\text{C}$ $4V \leq V_S \leq 30V$	0.2 0.5	2.0	0.2 3.0	2.0 0.5		3.0	$\mu\text{A}$ $\mu\text{A}$
Temperature Coefficient of Quiescent Current		$+0.39$		$+0.7$	$+0.39$		$+0.7$	$\mu\text{A}/\text{C}$
Minimum Temperature for Rated Accuracy	In circuit of Figure 1, $I_L = 0$	+1.5		+2.0	+1.5		+2.0	$^\circ\text{C}$
Long Term Stability	$T_J = T_{\text{MAX}}$ , for 1000 hours	$\pm 0.08$			$\pm 0.08$			$^\circ\text{C}$

Note 3: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Note 4: Tested limits are guaranteed and 100% tested in production.

Note 5: Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 6: Specifications in boldface apply over the full rated temperature range.

Note 7: Accuracy is defined as the error between the output voltage and  $10\text{mV}/\text{C}$  times the device's case temperature, at specified conditions of voltage, current, and temperature (expressed in  $^\circ\text{C}$ ).

Note 8: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line, over the device's rated temperature range.

Note 9: Quiescent current is defined in the circuit of Figure 1.


Note 10: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions. See Note 1.

Note 11: Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.


Note 12: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in a current National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

## Typical Performance Characteristics


**Thermal Resistance  
Junction to Air**




**Thermal Time Constant**




**Thermal Response  
in Still Air**




**Thermal Response in  
Stirred Oil Bath**




**Minimum Supply  
Voltage vs. Temperature**




**Quiescent Current  
vs. Temperature  
(In Circuit of Figure 1.)**




**Quiescent Current  
vs. Temperature  
(In Circuit of Figure 2.)**




**Accuracy vs. Temperature  
(Guaranteed)**




**Accuracy vs. Temperature  
(Guaranteed)**



**Noise Voltage**



**Start-Up Response**



TL/H/5516-22

## Applications

The LM35 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface and its temperature will be within about  $0.01^{\circ}\text{C}$  of the surface temperature.

This presumes that the ambient air temperature is almost the same as the surface temperature; if the air temperature were much higher or lower than the surface temperature, the actual temperature of the LM35 die would be at an intermediate temperature between the surface temperature and the air temperature. This is especially true for the TO-92 plastic package, where the copper leads are the principal thermal path to carry heat into the device, so its temperature might be closer to the air temperature than to the surface temperature.

To minimize this problem, be sure that the wiring to the LM35, as it leaves the device, is held at the same temperature as the surface of interest. The easiest way to do this is to cover up these wires with a bead of epoxy which will insure that the leads and wires are all at the same temperature as the surface, and that the LM35 die's temperature will not be affected by the air temperature.

The TO-46 metal package can also be soldered to a metal surface or pipe without damage. Of course, in that case the V- terminal of the circuit will be grounded to that metal. Alternatively, the LM35 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the LM35 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. Printed-circuit coatings and varnishes such as Humiseal and epoxy paints or dips are often used to insure that moisture cannot corrode the LM35 or its connections.

These devices are sometimes soldered to a small light-weight heat fin, to decrease the thermal time constant and speed up the response in slowly-moving air. On the other hand, a small thermal mass may be added to the sensor, to give the steadiest reading despite small deviations in the air temperature.

Temperature Rise of LM35 Due To Self-heating (Thermal Resistance)

	TO-46, no heat sink	TO-46, small heat fin*	TO-92, no heat sink	TO-92, small heat fin**	SO-8 no heat sink	SO-8 small heat fin**	TO-202 no heat sink	TO-202 *** small heat fin
Still air	400°C/W	100°C/W	180°C/W	14°C/W	220°C/W	110°C/W	85°C/W	60°C/W
Moving air	100°C/W	40°C/W	90°C/W	70°C/W	105°C/W	90°C/W	25°C/W	40°C/W
Still oil	100°C/W	40°C/W	90°C/W	70°C/W				
Stirred oil	50°C/W	30°C/W	45°C/W	40°C/W				
(Clamped to metal, Infinite heat sink)		(24°C/W)				(55°C/W)		(23°C/W)

\* Wakefield type 201, or 1" disc of 0.020" sheet brass, soldered to case, or similar

\*\* TO-92 and SO-8 packages glued and leads soldered to 1" square of  $\frac{1}{16}$ " printed circuit board with 2 oz. foil or similar.

## Typical Applications (Continued)




FIGURE 3. LM35 with Decoupling from Capacitive Load




FIGURE 4. LM35 with R-C Damper



### CAPACITIVE LOADS

Like most micropower circuits, the LM35 has a limited ability to drive heavy capacitive loads. The LM35 by itself is able to drive 50 pF without special precautions. If heavier loads are anticipated, it is easy to isolate or decouple the load with a resistor; see Figure 3. Or you can improve the tolerance of capacitance with a series R-C damper from output to ground; see Figure 4.

When the LM35 is applied with a  $200\Omega$  load resistor as shown in Figure 5, 6, or 8, it is relatively immune to wiring



capacitance because the capacitance forms a bypass from ground to input, not on the output. However, as with any linear circuit connected to wires in a hostile environment, its performance can be affected adversely by intense electromagnetic sources such as relays, radio transmitters, motors with arcing brushes, SCR transients, etc., as its wiring can act as a receiving antenna and its internal junctions can act as rectifiers. For best results in such cases, a bypass capacitor from  $V_{IN}$  to ground and a series R-C damper such as  $75\Omega$  in series with 0.2 or  $1 \mu\text{F}$  from output to ground are often useful. These are shown in Figures 13, 14, and 16.

## Typical Applications (Continued)





TL/H/5516-6

TL/H/5516-5



TL/H/5516-8

TL/H/5516-7



TL/H/5516-10

## Typical Applications (Continued)




FIGURE 11. Centigrade Thermometer (Analog Meter)



FIGURE 12. Expanded Scale Thermometer  
(50° to 80° Fahrenheit, for Example Shown)

FIGURE 13. Temperature To Digital Converter (Serial Output) (+ 128°C Full Scale)





FIGURE 14. Temperature To Digital Converter (Parallel TRI-STATE® Outputs for Standard Data Bus to μP Interface) (128°C Full Scale)

## Typical Applications (Continued)




TL/H/5516-16

\* = 1% or 2% film resistor

.Trim  $R_B$  for  $V_B = 3.075V$ .Trim  $R_C$  for  $V_C = 1.955V$ .Trim  $R_A$  for  $V_A = 0.075V + 100mV/\text{°C} \cdot T_{\text{A}-\text{ambient}}$ .Example,  $V_A = 2.275V$  at 22°C


FIGURE 15. Bar-Graph Temperature Display (Dot Mode)



TL/H/5516-15

FIGURE 16. LM35 With Voltage-To-Frequency Converter And Isolated Output  
(2°C to +150°C; 20 Hz to 1500 Hz)

## Block Diagram



TL/H/5518-23



National Semiconductor

## LM136-2.5/LM236-2.5/LM336-2.5V Reference Diode

### General Description

The LM136-2.5/LM236-2.5 and LM336-2.5 integrated circuits are precision 2.5V shunt regulator diodes. These monolithic IC voltage references operate as a low-temperature-coefficient 2.5V zener with  $0.2\Omega$  dynamic impedance. A third terminal on the LM136-2.5 allows the reference voltage and temperature coefficient to be trimmed easily.

The LM136-2.5 series is useful as a precision 2.5V low voltage reference for digital voltmeters, power supplies or op-amp circuitry. The 2.5V make it convenient to obtain a stable reference from 5V logic supplies. Further, since the LM136-2.5 operates as a shunt regulator, it can be used as either a positive or negative voltage reference.

The LM136-2.5 is rated for operation over  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  while the LM236-2.5 is rated over a  $-25^\circ\text{C}$  to  $-85^\circ\text{C}$  temperature range.


The LM336-2.5 is rated for operation over a  $0^\circ\text{C}$  to  $+70^\circ\text{C}$  temperature range. See the connection diagrams for available packages.

### Features

- Low temperature coefficient
- Wide operating current of  $400\ \mu\text{A}$  to  $10\ \text{mA}$
- $0.2\Omega$  dynamic impedance
- $\pm 1\%$  initial tolerance available
- Guaranteed temperature stability
- Easily trimmed for minimum temperature drift
- Fast turn-on
- Three lead transistor package

### Connection Diagrams


TO-92 Plastic Package



Bottom View

Order Number LM236Z-2.5,  
LM236AZ-2.5, LM336Z-2.5 or  
LM336BZ-2.5  
See NS Package Number Z03A


TO-46 Metal Can Package



Bottom View

Order Number LM136H-2.5,  
LM136H-2.5/883, LM236H-2.5,  
LM136AH-2.5, LM136AH-2.5/683  
or LM236AH-2.5  
See NS Package Number H03H

SO Package




TL/H/5715-12

Top View

Order Number LM236M-2.5,  
LM236AM-2.5, LM336M-2.5  
or LM336BM-2.5  
See NS Package Number M08A


### Typical Applications

2.5V Reference



TL/H/5715-9


2.5V Reference with Minimum Temperature Coefficient



\*Adjust to 2.490V  
\*Any silicon signal diode

TL/H/5715-10

Wide Input Range Reference



TL/H/5715-11

**Absolute Maximum Ratings (Note 1)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Reverse Current	15 mA
Forward Current	10 mA
Storage Temperature	-60°C to +150°C
Operating Temperature Range (Note 2)	
LM136	-55°C to +150°C
LM236	-25°C to +85°C
LM336	0°C to +70°C

**Soldering Information**

TO-92 Package (10 sec.)	250°C
TO-46 Package (10 sec.)	300°C
SO Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

**Electrical Characteristics (Note 3)**

Parameter	Conditions	LM136A-2.5/LM236A-2.5			LM336B-2.5/LM336-2.5			Units	
		Min	Typ	Max	Min	Typ	Max		
Reverse Breakdown Voltage	$T_A = 25^\circ\text{C}$ , $I_R = 1 \text{ mA}$ LM136, LM236, LM336 LM136A, LM236A, LM336B	2.440	2.490	2.540	2.390	2.490	2.590	V	
		2.465	2.490	2.515	2.440	2.490	2.540	V	
Reverse Breakdown Change With Current	$T_A = 25^\circ\text{C}$ , $400 \mu\text{A} \leq I_R \leq 10 \text{ mA}$		2.6	6		2.6	10	mV	
Reverse Dynamic Impedance	$T_A = 25^\circ\text{C}$ , $I_R = 1 \text{ mA}$ , $f = 100 \text{ Hz}$		0.2	0.6		0.2	1	Ω	
Temperature Stability (Note 4)	$V_R$ Adjusted to 2.490V $I_R = 1 \text{ mA}$ (Figure 2) $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ (LM336) $-25^\circ\text{C} \leq T_A \leq -85^\circ\text{C}$ (LM236H, LM236Z) $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ (LM236M) $-55^\circ\text{C} \leq T_A \leq -125^\circ\text{C}$ (LM136)					1.8	6	mV	
			3.5	9				mV	
			7.5	18				mV	
			12	18				mV	
Reverse Breakdown Change With Current	$400 \mu\text{A} \leq I_R \leq 10 \text{ mA}$			3	10		3	12	mV
Reverse Dynamic Impedance	$I_R = 1 \text{ mA}$			0.4	1		0.4	1.2	Ω
Long Term Stability	$T_A = 25^\circ\text{C} \pm 0.1^\circ\text{C}$ , $I_R = 1 \text{ mA}$ , $t = 1000 \text{ hrs}$			20			20		ppm

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: For elevated temperature operation,  $T_A$  max is:

LM136	150°C
LM236	125°C
LM336	100°C




Thermal Resistance	TO-92	TO-46	SO-8
$\theta_{JA}$ (Junction to Ambient)	180°C/W (0.4° leads)	440°C/W	165°C/W
	170°C/W (0.125° lead)		


$\theta_{JC}$ (Junction to Case)	n/a	8°C/W	n/a

Note 3: Unless otherwise specified, the LM136-2.5 is specified from  $-55^\circ\text{C} \leq T_A \leq -125^\circ\text{C}$ , the LM236-2.5 from  $-25^\circ\text{C} \leq T_A \leq -85^\circ\text{C}$  and the LM336-2.5 from  $0^\circ\text{C} \leq T_A \leq -70^\circ\text{C}$ .

Note 4: Temperature stability for the LM336 and LM236 family is guaranteed by design. Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels. Stability is defined as the maximum change in  $V_R$  from  $25^\circ\text{C}$  to  $T_A$  (min or  $T_A$  max).

**Typical Performance Characteristics**

## Typical Performance Characteristics (Continued)



TL/H/5715-3

## Application Hints

The LM136 series voltage references are much easier to use than ordinary zener diodes. Their low impedance and wide operating current range simplify biasing in almost any circuit. Further, either the breakdown voltage or the temperature coefficient can be adjusted to optimize circuit performance.

Figure 1 shows an LM136 with a 10k potentiometer for adjusting the reverse breakdown voltage. With the addition of R1 the breakdown voltage can be adjusted without affecting the temperature coefficient of the device. The adjustment range is usually sufficient to adjust for both the initial device tolerance and inaccuracies in buffer circuitry.

If minimum temperature coefficient is desired, two diodes can be added in series with the adjustment potentiometer as shown in Figure 2. When the device is adjusted to 2.490V the temperature coefficient is minimized. Almost any silicon signal diode can be used for this purpose such as a 1N914, 1N4148 or a 1N457. For proper temperature compensation the diodes should be in the same thermal environment as the LM136. It is usually sufficient to mount the diodes near the LM136 on the printed circuit board. The absolute resistance of R1 is not critical and any value from 2k to 20k will work.




FIGURE 1. LM136 With Pot for Adjustment of Breakdown Voltage  
(Trim Range =  $\pm 120$  mV typical)





FIGURE 2. Temperature Coefficient Adjustment  
(Trim Range =  $\pm 70$  mV typical)

## Typical Applications (Continued)

## Low Cost 2 Amp Switching Regulator\*




\*L1 60 turns #16 wire on Arnold Core A-254168-2

+Efficiency = 80%

TL/H/5715-6


## Precision Power Regulator with Low Temperature Coefficient




\*Adjust for 3.75V across R1

TL/H/5715-13

## Trimmed 2.5V Reference with Temperature Coefficient Independent of Breakdown Voltage



TU/H/5715-14




\*Does not affect temperature coefficient

TL/H/5715-15


## Typical Applications (Continued)

Adjustable Shunt Regulator



TL/H/5715-6


Linear Ohmmeter



TL/H/5715-16


## Typical Applications (Continued)

Op Amp with Output Clamped




TL/H/5715-17

Bipolar Output Reference



TL/H/5715-18

2.5V Square Wave Calibrator



TL/H/5715-19

## ADC0801, ADC0802, ADC0803, ADC0804, ADC0805 8-Bit $\mu$ P Compatible A/D Converters

### General Description


The ADC0801, ADC0802, ADC0803, ADC0804 and ADC0805 are CMOS 8-bit successive approximation A/D converters that use a differential potentiometric ladder—similar to the 256R products. These converters are designed to allow operation with the NSC800 and INS8080A derivative control bus with TRI-STATE® output latches directly driving the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor, and no interfacing logic is needed.

Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

### Features


- Compatible with 8080  $\mu$ P derivatives—no interfacing logic needed - access time < 135 ns
- Easy interface to all microprocessors, or operates "stand alone"

### Typical Applications



TL/H/5671-1

8080 Interface



TL/H/5671-31

- Differential analog voltage inputs
- Logic inputs and outputs meet both MOS and TTL voltage level specifications
- Works with 2.5V (LM336) voltage reference
- On-chip clock generator
- 0V to 5V analog input voltage range with single 5V supply
- No zero adjust required
- 0.3" standard width 20-pin DIP package
- 20-pin molded chip carrier or small outline package
- Operates ratiometrically or with 5 V<sub>DC</sub>, 2.5 V<sub>DC</sub>, or analog span adjusted voltage reference

### Key Specifications

■ Resolution	8 bits
■ Total error	$\pm \frac{1}{4}$ LSB, $\pm \frac{1}{2}$ LSB and $\pm 1$ LSB
■ Conversion time	100 $\mu$ s

### Error Specification (Includes Full-Scale, Zero Error, and Non-Linearity)

Part Number	Full-Scale Adjusted	V <sub>REF</sub> /2 = 2.500 V <sub>DC</sub> (No Adjustments)	V <sub>REF</sub> /2 = No Connection (No Adjustments)
ADC0801	$\pm \frac{1}{4}$ LSB		
ADC0802		$\pm \frac{1}{2}$ LSB	
ADC0803	$\pm \frac{1}{4}$ LSB		
ADC0804		$\pm 1$ LSB	
ADC0805			$\pm 1$ LSB

**ABSOLUTE MAXIMUM RATINGS (Notes 1 & 2)**

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ ) (Note 3)	6.5V
Voltage	
Logic Control Inputs	-0.3V to +18V
At Other Input and Outputs	-0.3V to ( $V_{CC} + 0.3V$ )
Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
Surface Mount Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Storage Temperature Range	-65°C to +150°C
Package Dissipation at $T_A = 25^\circ C$	875 mW
ESD Susceptibility (Note 10)	800V
Range of $V_{CC}$	4.5 VDC to 6.3 VDC

**Operating Ratings (Notes 1 & 2)**

Temperature Range	$T_{MIN} \leq T_A \leq T_{MAX}$
ADC0801/02LJ	-55°C $\leq T_A \leq +125^\circ C$
ADC0801/02/03/04LCJ	-40°C $\leq T_A \leq +85^\circ C$
ADC0801/02/03/05LCN	-40°C $\leq T_A \leq +85^\circ C$
ADC0804LCN	0°C $\leq T_A \leq +70^\circ C$
ADC0802/03/04LCV	0°C $\leq T_A \leq +70^\circ C$
ADC0802/03/04LCWM	0°C $\leq T_A \leq +70^\circ C$
Range of $V_{CC}$	4.5 VDC to 6.3 VDC

**Electrical Characteristics**

The following specifications apply for  $V_{CC} = 5$  VDC,  $T_{MIN} \leq T_A \leq T_{MAX}$  and  $f_{CLK} = 640$  kHz unless otherwise specified.

Parameter	Conditions	Min	Typ	Max	Units
ADC0801: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm \frac{1}{4}$	LSB
ADC0802: Total Unadjusted Error (Note 8)	$V_{REF}/2 = 2.500$ VDC			$\pm \frac{1}{2}$	LSB
ADC0803: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm \frac{1}{2}$	LSB
ADC0804: Total Unadjusted Error (Note 8)	$V_{REF}/2 = 2.500$ VDC			$\pm 1$	LSB
ADC0805: Total Unadjusted Error (Note 8)	$V_{REF}/2$ No Connection			$\pm 1$	LSB
$V_{REF}/2$ Input Resistance (Pin 9)	ADC0801/02/03/05 ADC0804 (Note 8)	2.5 0.75	8.0 1.1		k $\Omega$
Analog Input Voltage Range	(Note 4) $V(+)$ or $V(-)$	Gnd - 0.05		$V_{CC} + 0.05$	VDC
DC Common-Mode Error	Over Analog Input Voltage Range		$\pm \frac{1}{16}$	$\pm \frac{1}{8}$	LSB
Power Supply Sensitivity	$V_{CC} = 5$ VDC $\pm 10\%$ Over Allowed $V_{IN}(+)$ and $V_{IN}(-)$ Voltage Range (Note 4)		$\pm \frac{1}{16}$	$\pm \frac{1}{8}$	LSB

**AC Electrical Characteristics**

The following specifications apply for  $V_{CC} = 5$  VDC and  $T_A = 25^\circ C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$T_C$	Conversion Time	$f_{CLK} = 640$ kHz (Note 6)	103		114	$\mu s$
$T_C$	Conversion Time	(Note 5, 6)	66		73	$1/f_{CLK}$
$f_{CLK}$	Clock Frequency	$V_{CC} = 5$ , (Note 5)	100	640	1460	kHz
	Clock Duty Cycle	(Note 5)	40		50	%
CR	Conversion Rate in Free-Running Mode	INTR tied to WR with $CS = 0$ VDC, $f_{CLK} = 640$ kHz	8770		9708	conv/s
$t_{W(WR)}$	Width of WR Input (Start Pulse Width)	$CS = 0$ VDC (Note 7)	100			ns
$t_{ACC}$	Access Time (Delay from Falling Edge of RD to Output Data Valid)	$C_L = 100$ pF		135	200	ns
$t_{H, t_{OH}}$	TRI-STATE Control (Delay from Rising Edge of RD to HI-Z State)	$C_L = 10$ pF, $R_L = 10k$ (See TRI-STATE Test Circuits)		125	200	ns
$t_{W, t_{RI}}$	Delay from Falling Edge of WR or RD to Reset of INTR			300	450	ns
$C_{IN}$	Input Capacitance of Logic Control Inputs			5	7.5	pF
$C_{OUT}$	TRI-STATE Output Capacitance (Data Buffers)			5	7.5	pF
CONTROL INPUTS (Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately)						
$V_{IN}(1)$	Logical "1" Input Voltage (Except Pin 4 CLK IN)	$V_{CC} = 5.25$ VDC	2.0		15	VDC

**All Electrical Characteristics (Continued)**The following specifications apply for  $V_{CC} = 5V_{DC}$  and  $T_A \leq T_{MAX}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>CONTROL INPUTS</b> [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]						
$V_{IN(0)}$	Logical "0" Input Voltage (Except Pin 4 CLK IN)	$V_{CC} = 4.75 V_{DC}$			0.8	$V_{DC}$
$I_{IN(1)}$	Logical "1" Input Current (All Inputs)	$V_{IN} = 5 V_{DC}$		0.005	1	$\mu A_{DC}$
$I_{IN(0)}$	Logical "0" Input Current (All Inputs)	$V_{IN} = 0 V_{DC}$	-1	-0.005		$\mu A_{DC}$
<b>CLOCK IN AND CLOCK R</b>						
$V_{T+}$	CLK IN (Pin 4) Positive Going Threshold Voltage		2.7	3.1	3.5	$V_{DC}$
$V_{T-}$	CLK IN (Pin 4) Negative Going Threshold Voltage		1.5	1.8	2.1	$V_{DC}$
$V_H$	CLK IN (Pin 4) Hysteresis ( $V_{T+}) - (V_{T-})$		0.6	1.3	2.0	$V_{DC}$
$V_{OUT(0)}$	Logical "0" CLK R Output Voltage	$I_O = 360 \mu A$ $V_{CC} = 4.75 V_{DC}$			0.4	$V_{DC}$
$V_{OUT(1)}$	Logical "1" CLK R Output Voltage	$I_O = -360 \mu A$ $V_{CC} = 4.75 V_{DC}$	2.4			$V_{DC}$
<b>DATA OUTPUTS AND INTR</b>						
$V_{OUT(0)}$	Logical "0" Output Voltage Data Outputs INTR Output	$I_{OUT} = 1.6 mA$ , $V_{CC} = 4.75 V_{DC}$ $I_{OUT} = 1.0 mA$ , $V_{CC} = 4.75 V_{DC}$			0.4	$V_{DC}$
$V_{OUT(1)}$	Logical "1" Output Voltage	$I_O = -360 \mu A$ , $V_{CC} = 4.75 V_{DC}$	2.4			$V_{DC}$
$V_{OUT(1)}$	Logical "1" Output Voltage	$I_O = -10 \mu A$ , $V_{CC} = 4.75 V_{DC}$	4.5			$V_{DC}$
$I_{OUT}$	TRI-STATE Disabled Output Leakage (All Data Buffers)	$V_{OUT} = 0 V_{DC}$ $V_{OUT} = 5 V_{DC}$	-3		3	$\mu A_{DC}$
$I_{SOURCE}$		$V_{OUT}$ Short to Gnd, $T_A = 25^\circ C$	4.5	6		$\mu A_{DC}$
$I_{SINK}$		$V_{OUT}$ Short to $V_{CC}$ , $T_A = 25^\circ C$	9.0	16		$\mu A_{DC}$
<b>POWER SUPPLY</b>						
$I_{CC}$	Supply Current (Includes Ladder Current)	$f_{CLK} = 640 kHz$ , $V_{REF}/2 = NC$ , $T_A = 25^\circ C$ and $CS = 5V$			1.1	$mA$
					1.9	$mA$
					2.5	$mA$

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to Gnd, unless otherwise specified. The separate A Gnd point should always be wired to the D Gnd.

Note 3: A zener diode exists, internally, from  $V_{CC}$  to Gnd and has a typical breakdown voltage of 7  $V_{DC}$ .Note 4: For  $V_{IN(-)} \geq V_{IN(+)}$  the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see block diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0  $V_{DC}$  to 5  $V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.950  $V_{DC}$  over temperature variations, initial tolerance and loading.Note 5: Accuracy is guaranteed at  $f_{CLK} = 640 kHz$ . At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275 ns.










Note 6: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 2 and section 2.0.

Note 7: The CS input is assumed to bracket the WR strobe input and therefore timing is dependent on the WR pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse (see timing diagrams).


Note 8: None of these A/Ds requires a zero adjust (see section 2.5.1). To obtain zero code at other analog input voltages see section 2.5 and Figure 5.

Note 9: The  $V_{REF}/2$  pin is the center point of a two resistor divider connected from  $V_{CC}$  to ground. Each resistor is 2.2k, except for the ADC0804LCJ where each resistor is 16k. Total ladder input resistance is the sum of the two equal resistors.Note 10: Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.



## Typical Performance Characteristics



## TRI-STATE Test Circuits and Waveforms



## Timing Diagrams (All timing is measured from the 50% voltage points)




Note: Read strobe must occur 8 clock periods ( $8/T_{CLK}$ ) after assertion of interrupt to guarantee reset of INT.


TL/H/5671-4

## Typical Applications (Continued)

6800 Interface




Ratiometric with Full-Scale Adjust






Note: before using caps at V<sub>REF1</sub> or V<sub>REF2</sub>/2,  
see section 2.3.2 Input Bypass Capacitors.

Absolute with a 2.500V Reference





\*For low power, see also LM385-2.5



Absolute with a 5V Reference


Zero-Shift and Span Adjust: 2V ≤ V<sub>IN</sub> ≤ 5VSpan Adjust: 0V ≤ V<sub>IN</sub> ≤ 3V

TL/H/5671-B


**Directly Converting a Low-Level Signal****A μP Interfaced Comparator**

For  $V_{IN(+)} > V_{IN(-)}$   
Output = FF<sub>HEX</sub>  
For  $V_{IN(+)} < V_{IN(-)}$   
Output = 00<sub>HEX</sub>


**1 mV Resolution with μP Controlled Range****Digitizing a Current Flow**





## Typical Applications (Continued)

 $\mu$ P Compatible Differential-Input Comparator with Pre-Set V<sub>OS</sub> (with or without Hysteresis)

\*See Figure 5 to select  $R_1$  value.  
DB7 = "1" for  $V_{IN(+)} > V_{IN(-)} + (V_{REF}/2)$   
Omit circuitry within the dotted area if  
hysteresis is not needed.

Handling  $\pm 10V$  Analog Inputs

\*Beckman Instruments #664-3-R10K resistive array


Low-Cost,  $\mu$ P Interfaced, Temperature-to-Digital Converter $\mu$ P Interfaced Temperature-to-Digital Converter

\*Circuit values shown are for  $0^\circ\text{C} \leq T_A \leq +128^\circ\text{C}$

\*\*Can calibrate each sensor to allow easy replacement, then  
A/D can be calibrated with a pre-set input voltage.

TL/H/5971-8


**Handling  $\pm 5V$  Analog Inputs**



TL/H/5671-33


\*Beckman Instruments #654-3-R10K resistor array

**Read-Only Interface**




TL/H/5671-34

**µP Interfaced Comparator with Hysteresis**




TL/H/5671-35

**Protecting the Input**




TL/H/5671-36

**A Low-Cost, 3-Decade Logarithmic Converter**




\*LM386 transistors  
A, B, C, D = LM324A quad op amp




TL/H/5671-37

P B R P U S T A K A A N  
Universitas Katolik Widya Mandala  
S U R A B A Y A


## 3-Decade Logarithmic A/D Converter




## Noise Filtering the Analog Input



## Multiplexing Differential Inputs




## Output Buffers with A/D Data Enabled




\*A/D output data is updated 1 CLK period prior to assertion of INTA

## Increasing Bus Drive and/or Reducing Time on Bus




MAX212 MAX213  
Allow output data to settle at falling edge of CS  
MAX212: E1=INTA, E2=INTB  
MAX213: E1=INTB, E2=INTA  
T/L/H/5671-10


**Sampling an AC Input Signal**

Note 1: Oversample whenever possible [ $f_{SAC} > 2f(-3dB)$ ] to eliminate input frequency folding (aliasing) and to allow for the skirt response of the filter.

Note 2: Consider the amplitude errors which are introduced within the passband of the filter.

**70% Power Savings by Clock Gating**

(Complete shutdown takes  $\approx 30$  seconds.)

**Power Savings by A/D and V<sub>REF</sub> Shutdown**

TL/H/5671-11

\*Use ADC0801, 02, 03 or 05 for lowest power consumption.


Note: Logic inputs can be driven to  $V_{CC}$  with A/D supply at zero volts.

Buffer prevents data bus from overriding output of A/D when in shutdown mode.


### 1.0 UNDERSTANDING A/D ERROR SPECS

A perfect A/D transfer characteristic (staircase waveform) is shown in Figure 1a. The horizontal scale is analog input voltage and the particular points labeled are in steps of 1 LSB (19.53 mV with 2.5V tied to the  $V_{REF}/2$  pin). The digital output codes that correspond to these inputs are shown as D-1, D, and D+1. For the perfect A/D, not only will center-value ( $A-1, A, A+1, \dots$ ) analog inputs produce the correct output digital codes, but also each riser (the transitions between adjacent output codes) will be located  $\pm \frac{1}{2}$  LSB away from each center-value. As shown, the risers are ideal and have no width. Correct digital output codes will be provided for a range of analog input voltages that extend  $\pm \frac{1}{2}$  LSB from the ideal center-values. Each tread (the range of analog input voltage that provides the same digital output code) is therefore 1 LSB wide.


Figure 1b shows a worst case error plot for the ADC0801. All center-valued inputs are guaranteed to produce the correct output codes and the adjacent risers are guaranteed to be no closer to the center value points than  $\pm \frac{1}{4}$  LSB. In



a) Accuracy =  $\pm \frac{1}{2}$  LSB: A Perfect A/D



b) Accuracy =  $\pm \frac{1}{4}$  LSB






c) Accuracy =  $\pm \frac{1}{2}$  LSB

FIGURE 1. Clarifying the Error Specs of an A/D Converter

other words, if we apply an analog input equal to the center-value  $\pm \frac{1}{4}$  LSB, we guarantee that the A/D will produce the correct digital code. The maximum range of bin position of the code transition is indicated by the horizontal arrow and it is guaranteed to be no more than  $\frac{1}{2}$  LSB.

The error curve of Figure 1c shows a worst case error plot for the ADC0802. Here we guarantee that if we apply an analog input equal to the LSB analog voltage center-value the A/D will produce the correct digital code.

Next to each transfer function is shown the corresponding error plot. Many people may be more familiar with error plots than transfer functions. The analog input voltage to the A/D is provided by either a linear ramp or by the discrete output steps of a high resolution DAC. Notice that the error is continuously displayed and includes the quantization uncertainty of the A/D. For example the error at point 1 of Figure 1a is  $\pm \frac{1}{2}$  LSB because the digital code appeared  $\frac{1}{2}$  LSB in advance of the center-value of the tread. The error plots always have a constant negative slope and the abrupt upside steps are always 1 LSB in magnitude.



## FUNCTIONAL DESCRIPTION (Continued)


### 2.0 FUNCTIONAL DESCRIPTION

The ADC0801 series contains a circuit equivalent of the 256R network. Analog switches are sequenced by successive approximation logic to match the analog difference input voltage [ $V_{IN(+)} - V_{IN(-)}$ ] to a corresponding tap on the R network. The most significant bit is tested first and after 8 comparisons (64 clock cycles) a digital 8-bit binary code (1111 1111 = full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). A conversion in process can be interrupted by issuing a second start command. The device may be operated in the free-running mode by connecting INTR to the WR input with CS = 0. To ensure start-up under all possible conditions, an external WR pulse is required during the first power-up cycle.

On the high-to-low transition of the WR input the internal SAR latches and the shift register stages are reset. As long as the CS input and WR input remain low, the A/D will remain in a reset state. Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.

A functional diagram of the A/D converter is shown in Figure 2. All of the package pins are shown and the major logic control paths are drawn in heavier weight lines.

The converter is started by having CS and WR simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 8-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either WR or CS is a "1") the start F/F is reset and the 8-bit shift register then can have the "1" clocked in, which starts the conversion process. If the set signal were to still be present, this reset pulse would have no effect (both outputs of the start F/F would momentarily be at a "1" level) and the 8-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide CS and WR signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.



Note 1: CS shown twice for clarity.

Note 2: SAR = Successive Approximation Register.

FIGURE 2. Block Diagram

TJW/5621-13

After the "1" is clocked through the 8-bit shift register (which completes the SAR search) it appears as the input to the D-type latch, LATCH 1. As soon as this "1" is output from the shift register, the AND gate, G2, causes the new digital word to transfer to the TRI-STATE output latches. When LATCH 1 is subsequently enabled, the Q output makes a high-to-low transition which causes the INTR F/F to set. An inverting buffer then supplies the INTR input signal.

Note that this SET control of the INTR F/F remains low for 8 of the external clock periods (as the internal clocks run at  $\frac{1}{4}$  of the frequency of the external clock). If the data output is continuously enabled (CS and RD both held low), the INTR output will still signal the end of conversion (by a high-to-low transition), because the SET input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level in this operating mode. This INTR output will therefore stay low for the duration of the SET signal, which is 8 periods of the external clock frequency (assuming the A/D is not started during this interval).

When operating in the free-running or continuous conversion mode (INTR pin tied to WR and CS wired low—see also section 2.8), the START F/F is SET by the high-to-low transition of the INTR signal. This resets the SHIFT REGISTER which causes the input to the D-type latch, LATCH 1, to go low. As the latch enable input is still present, the Q output will go high, which then allows the INTR F/F to be RESET. This reduces the width of the resulting INTR output pulse to only a few propagation delays (approximately 300 ns).

When data is to be read, the combination of both CS and RD being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled to provide the 8-bit digital outputs.

## 2.1 Digital Control Inputs

The digital control inputs (CS, RD, and WR) meet standard TTL logic voltage levels. These signals have been renamed when compared to the standard A/D Start and Output Enable labels. In addition, these inputs are active low to allow an easy interface to microprocessor control busses. For non-microprocessor based applications, the CS input (pin 1) can be grounded and the standard A/D Start function is obtained by an active low pulse applied at the WR input (pin 3) and the Output Enable function is caused by an active low pulse at the RD input (pin 2).

## 2.2 Analog Differential Voltage Inputs and Common-Mode Rejection

This A/D has additional applications flexibility due to the analog differential voltage input. The  $V_{IN(+)} - V_{IN(-)}$  input (pin 7) can be used to automatically subtract a fixed voltage value from the input reading (tare correction). This is also useful in 4 mA-20 mA current loop conversion. In addition, common-mode noise can be reduced by use of the differential input. The time interval between sampling  $V_{IN(+)}$  and  $V_{IN(-)}$  is 4- $\frac{1}{2}$  clock periods. The maximum error voltage due to this

slight time difference between the input voltage samples is given by:

$$\Delta V_e(\text{MAX}) = (V_p) (2\pi f_{cm}) \left( \frac{4.5}{f_{CLK}} \right),$$

where:

$\Delta V_e$  is the error voltage due to sampling delay

$V_p$  is the peak value of the common-mode voltage

$f_{cm}$  is the common-mode frequency

As an example, to keep this error to  $\frac{1}{4}$  LSB ( $\sim 5$  mV) when operating with a 60 Hz common-mode frequency,  $f_{cm}$ , and using a 640 kHz A/D clock,  $f_{CLK}$ , would allow a peak value of the common-mode voltage,  $V_p$ , which is given by:

$$V_p = \frac{[\Delta V_e(\text{MAX})] (f_{CLK})}{(2\pi f_{cm}) (4.5)}$$

or

$$V_p = \frac{(5 \times 10^{-3}) (640 \times 10^3)}{(6.28) (60) (4.5)}$$

which gives

$$V_p \approx 1.9V.$$

The allowed range of analog input voltages usually places more severe restrictions on input common-mode noise levels.


An analog input voltage with a reduced span and a relatively large zero offset can be handled easily by making use of the differential input (see section 2.4 Reference Voltage).

## 2.3 Analog Inputs

### 2.3.1 Input Current

#### Normal Mode

Due to the internal switching action, displacement currents will flow at the analog inputs. This is due to on-chip stray capacitance to ground as shown in Figure 3.



TL/H/5671-14

$I_{ON} \text{ of SW 1 and SW 2} \approx 5 \text{ k}\Omega$

$t = I_{ON} C_{STRAY} = 5 \text{ k}\Omega \times 12 \text{ pF} = 60 \text{ ns}$

FIGURE 3. Analog Input Impedance

**FUNCTIONAL DESCRIPTION (Continued)**

The voltage on this capacitance is switched and will result in currents entering the  $V_{IN}(+)$  input pin and leaving the  $V_{IN}(-)$  input which will depend on the analog differential input voltage levels. These current transients occur at the leading edge of the internal clocks. They rapidly decay and do not cause errors as the on-chip comparator is strobed at the end of the clock period.

**Fault Mode**

If the voltage source applied to the  $V_{IN}(+)$  or  $V_{IN}(-)$  pin exceeds the allowed operating range of  $V_{CC} \pm 50$  mV, large input currents can flow through a parasitic diode to the  $V_{CC}$  pin. If these currents can exceed the 1 mA max allowed spec, an external diode (1N914) should be added to bypass this current to the  $V_{CC}$  pin (with the current bypassed with this diode, the voltage at the  $V_{IN}(+)$  pin can exceed the  $V_{CC}$  voltage by the forward voltage of this diode).

**2.3.2 Input Bypass Capacitors**

Bypass capacitors at the inputs will average these charges and cause a DC current to flow through the output resistances of the analog signal sources. This charge pumping action is worse for continuous conversions with the  $V_{IN}(+)$  input voltage at full-scale. For continuous conversions with a 540 kHz clock frequency with the  $V_{IN}(+)$  input at 5V, this DC current is at a maximum of approximately 5  $\mu$ A. Therefore, bypass capacitors should not be used at the analog inputs or the  $V_{REF}/2$  pin for high resistance sources ( $> 1$  k $\Omega$ ). If input bypass capacitors are necessary for noise filtering and high source resistance is desirable to minimize capacitor size, the detrimental effects of the voltage drop across this input resistance, which is due to the average value of the input current, can be eliminated with a full-scale adjustment while the given source resistor and input bypass capacitor are both in place. This is possible because the average value of the input current is a precise linear function of the differential input voltage.

**2.3.3 Input Source Resistance**

Large values of source resistance where an input bypass capacitor is not used, will not cause errors as the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor ( $\leq 1$  k $\Omega$ ) for a passive RC section or add an op amp RC active low pass filter. For low source resistance applications, ( $\leq 1$  k $\Omega$ ), a 0.1  $\mu$ F bypass capacitor at the inputs will prevent noise pickup due to series lead inductance of a long wire. A 100 $\Omega$  series resistor can be used to isolate this capacitor—both the R and C are placed outside the feedback loop—from the output of an op amp, if used.


**2.3.4 Noise**

The leads to the analog inputs (pin 6 and 7) should be kept as short as possible to minimize input noise coupling. Both noise and undesired digital clock coupling to these inputs can cause system errors. The source resistance for these inputs should, in general, be kept below 5 k $\Omega$ . Larger values of source resistance can cause undesired system noise pickup. Input bypass capacitors, placed from the analog inputs to ground, will eliminate system noise pickup but can create analog scale errors as these capacitors will average the transient input switching currents of the A/D (see section 2.3.1.). This scale error depends on both a large source

resistance and the use of an input bypass capacitor. This error can be eliminated by doing a full-scale adjustment of the A/D (adjust  $V_{REF}/2$  for a proper full-scale reading—see section 2.5.2 on Full-Scale Adjustment) with the source resistance and input bypass capacitor in place.

**2.4 Reference Voltage****2.4.1 Span Adjust**

For maximum applications flexibility, these A/Ds have been designed to accommodate a 5 V<sub>DC</sub>, 2.5 V<sub>DC</sub> or an adjusted voltage reference. This has been achieved in the design of the IC as shown in Figure 4.



T/UH/5671-15

**FIGURE 4. The  $V_{REFERENCE}$  Design on the IC**

Notice that the reference voltage for the IC is either  $\frac{1}{2}$  of the voltage applied to the  $V_{CC}$  supply pin, or is equal to the voltage that is externally forced at the  $V_{REF}/2$  pin. This allows for a ratimetric voltage reference using the  $V_{CC}$  supply, a 5 V<sub>DC</sub> reference voltage can be used for the  $V_{CC}$  supply or a voltage less than 2.5 V<sub>DC</sub> can be applied to the  $V_{REF}/2$  input for increased application flexibility. The internal gain to the  $V_{REF}/2$  input is 2, making the full-scale differential input voltage twice the voltage at pin 9.

An example of the use of an adjusted reference voltage is to accommodate a reduced span—or dynamic voltage range of the analog input voltage. If the analog input voltage were to range from 0.5 V<sub>DC</sub> to 3.5 V<sub>DC</sub>, instead of 0V to 5 V<sub>DC</sub>, the span would be 3V as shown in Figure 5. With 0.5 V<sub>DC</sub> applied to the  $V_{IN}(-)$  pin to absorb the offset, the reference voltage can be made equal to  $\frac{1}{2}$  of the 3V span or 1.5 V<sub>DC</sub>. The A/D now will encode the  $V_{IN}(+)$  signal from 0.5V to 3.5 V with the 0.5V input corresponding to zero and the 3.5 V<sub>DC</sub> input corresponding to full-scale. The full 8 bits of resolution are therefore applied over this reduced analog input voltage range




FIGURE 5. Adapting the A/D Analog Input Voltages to Match an Arbitrary Input Signal Range

#### 2.4.2 Reference Accuracy Requirements

The converter can be operated in a ratiometric mode or an absolute mode. In ratiometric converter applications, the magnitude of the reference voltage is a factor in both the output of the source transducer and the output of the A/D converter and therefore cancels out in the final digital output code. The ADC0805 is specified particularly for use in ratiometric applications with no adjustments required. In absolute conversion applications, both the initial value and the temperature stability of the reference voltage are important factors in the accuracy of the A/D converter. For  $V_{REF}/2$  voltages of 2.4 V<sub>DC</sub> nominal value, initial errors of  $\pm 10 \text{ mV}_{DC}$  will cause conversion errors of  $\pm 1 \text{ LSB}$  due to the gain of 2 of the  $V_{REF}/2$  input. In reduced span applications, the initial value and the stability of the  $V_{REF}/2$  input voltage become even more important. For example, if the span is reduced to 2.5V, the analog input LSB voltage value is correspondingly reduced from 20 mV (5V span) to 10 mV and 1 LSB at the  $V_{REF}/2$  input becomes 5 mV. As can be seen, this reduces the allowed initial tolerance of the reference voltage and requires correspondingly less absolute change with temperature variations. Note that spans smaller than 2.5V place even tighter requirements on the initial accuracy and stability of the reference source.

In general, the magnitude of the reference voltage will require an initial adjustment. Errors due to an improper value of reference voltage appear as full-scale errors in the A/D transfer function. IC voltage regulators may be used for references if the ambient temperature changes are not excessive. The LM336B 2.5V IC reference diode (from National Semiconductor) has a temperature stability of 1.8 mV typ (6 mV max) over  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ . Other temperature range parts are also available.

#### 2.5 Errors and Reference Voltage Adjustments

##### 2.5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value,  $V_{IN(MIN)}$ , is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing the A/D  $V_{IN}(-)$  input at this  $V_{IN(MIN)}$  value (see Applications section). This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the  $V_{IN}(-)$  input and applying a small-magnitude positive voltage to the  $V_{IN}(+)$  input. Zero error is the difference between the actual DC input voltage that is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal  $1/2 \text{ LSB}$  value ( $1/2 \text{ LSB} = 9.8 \text{ mV}$  for  $V_{REF}/2 = 2.500 \text{ V}_{DC}$ ).

##### 2.5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage that is  $1\frac{1}{2}$  LSB less than the desired analog full-scale voltage range and then adjusting the magnitude of the  $V_{REF}/2$  input (pin 9 or the  $V_{CC}$  supply if pin 9 is not used) for a digital output code that is just changing from 1111 1110 to 1111 1111.

## FUNCTIONAL DESCRIPTION (Continued)

### 2.5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal that does not go to ground) this non-zero reference should be properly adjusted first. A  $V_{IN}(+)$  voltage that equals this desired zero reference plus  $\frac{1}{2}$  LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to pin 6 and the zero reference voltage at pin 7 should then be adjusted to just obtain the 00HEX to 01HEX code transition.

The full-scale adjustment should then be made (with the proper  $V_{IN}(-)$  voltage applied) by forcing a voltage to the  $V_{IN}(+)$  input which is given by:

$$V_{IN}(+) \text{ is adj } = V_{MAX} - 1.5 \left[ \frac{(V_{MAX} - V_{MIN})}{256} \right]$$

where:

$V_{MAX}$  = The high end of the analog input range  
and

$V_{MIN}$  = the low end (the offset zero) of the analog range.  
(Both are ground referenced.)

The  $V_{REF}/2$  (or  $V_{2C}$ ) voltage is then adjusted to provide a code change from FF<sub>16</sub>X to FF<sub>16</sub>X. This completes the adjustment procedure.

### 2.6 Clocking Option

The clock for the A/D can be derived from the CPU clock, or an external RC can be added to provide self-clocking. The CLK IN (pin 4) makes use of a Schmitt trigger as shown in Figure 6.




FIGURE 6. Self-Clocking the A/D

Heavy capacitive or DC loading of the clock R pin should be avoided as this will disturb normal converter operation. Loads less than 50 pF, such as driving up to 7 A/D converter clock inputs from a single clock R pin of 1 converter, are allowed. For larger clock line loading, a CMOS or low power TTL buffer or PNP input logic should be used to minimize the loading on the clock R pin (do not use a standard TTL buffer).

### 2.7 Restart During a Conversion

If the A/D is restarted ( $CS$  and  $WR$  go low and return high) during a conversion, the converter is reset and a new conversion is started. The output data latch is not updated if the

conversion in process is not allowed to be completed, therefore the data of the previous conversion remains in this latch. The  $INTR$  output simply remains at the "1" level.

### 2.8 Continuous Conversations

For operation in the free-running mode an initializing pulse should be used, following power-up, to ensure circuit operation. In this application, the  $CS$  input is grounded and the  $WR$  input is tied to the  $INTR$  output. This  $WR$  and  $INTR$  node should be momentarily forced to logic low following a power-up cycle to guarantee operation.

### 2.9 Driving the Data Bus

This MCS A/D, like MOS microprocessors and memories, will require a bus driver when the total capacitance of the data bus gets large. Other circuitry, which is tied to the data bus, will add to the total capacitive loading, even in TRI-STATE (high impedance mode). Backplane bussing also greatly adds to the stray capacitance of the data bus.

There are some alternatives available to the designer to handle this problem. Basically, the capacitive loading of the data bus slows down the response time, even though DC specifications are still met. For systems operating with a relatively slow CPU clock frequency, more time is available in which to establish proper logic levels on the bus and therefore higher capacitive loads can be driven (see typical characteristics curves).

At higher CPU clock frequencies time can be extended for I/O reads (and/or writes) by inserting wait states (8080) or using clock extending circuits (6800).

Finally, if time is short and capacitive loading is high, external bus drivers must be used. These can be TRI-STATE buffers (low power Schottky such as the DM74LS240 series is recommended) or special higher drive current products which are designed as bus drivers. High current bipolar bus drivers with PNP inputs are recommended.

### 2.10 Power Supplies

Noise spikes on the  $V_{CC}$  supply line can cause conversion errors as the comparator will respond to this noise. A low inductance tantalum filter capacitor should be used close to the converter  $V_{CC}$  pin and values of 1  $\mu$ F or greater are recommended. If an unregulated voltage is available in the system, a separate LM340LAZ-5.0, TO-92, 5V voltage regulator for the converter (and other analog circuitry) will greatly reduce digital noise on the  $V_{CC}$  supply.

### 2.11 Wiring and Hook-Up Precautions

Standard digital wire wrap sockets are not satisfactory for breadboarding this A/D converter. Sockets on PC boards can be used and all logic signal wires and leads should be grouped and kept as far away as possible from the analog signal leads. Exposed leads to the analog inputs can cause undesired digital noise and hum pickup, therefore shielded leads may be necessary in many applications.

A single point analog ground that is separate from the logic ground points should be used. The power supply bypass capacitor and the self-clocking capacitor (if used) should both be returned to digital ground. Any  $V_{REF}/2$  bypass capacitors, analog input filter capacitors, or input signal shielding should be returned to the analog ground point. A test for proper grounding is to measure the zero error of the A/D converter. Zero errors in excess of  $\frac{1}{4}$  LSB can usually be traced to improper board layout and wiring (see section 2.5.1 for measuring the zero error).

### 3.0 TESTING THE A/D CONVERTER

There are many degrees of complexity associated with testing an A/D converter. One of the simplest tests is to apply a known analog input voltage to the converter and use LEDs to display the resulting digital output code as shown in Figure 7.

For ease of testing, the  $V_{REF}/2$  (pin 9) should be supplied with 2.560 V<sub>DC</sub> and a  $V_{CC}$  supply voltage of 5.12 V<sub>DC</sub> should be used. This provides an LSB value of 20 mV.

If a full-scale adjustment is to be made, an analog input voltage of 5.030 V<sub>DC</sub> (5.120-1½ LSB) should be applied to the  $V_{IN}(+)$  pin with the  $V_{IN}(-)$  pin grounded. The value of the  $V_{REF}/2$  input voltage should then be adjusted until the digital output code is just changing from 1111 1110 to 1111 1111. This value of  $V_{REF}/2$  should then be used for all the tests.

The digital output LED display can be decoded by dividing the 8 bits into 2 hex characters, the 4 most significant (MS) and the 4 least significant (LS). Table I shows the fractional binary equivalent of these two 4-bit groups. By adding the voltages obtained from the "VMS" and "VLS" columns in Table I, the nominal value of the digital display (when

$V_{REF}/2 = 2.560\text{V}$ ) can be determined. For example, for an output LED display of 1011 0110 or B6 (in hex), the voltage values from the table are 3.520 + 0.120 or 3.640 V<sub>DC</sub>. These voltage values represent the center-values of a perfect A/D converter. The effects of quantization error have to be accounted for in the interpretation of the test results.

For a higher speed test system, or to obtain plotted data, a digital-to-analog converter is needed for the test set-up. An accurate 10-bit DAC can serve as the precision voltage source for the A/D. Errors of the A/D under test can be expressed as either analog voltages or differences in 2 digital words.

A basic A/D tester that uses a DAC and provides the error as an analog output voltage is shown in Figure 8. The 2 op amps can be eliminated if a lab DVM with a numerical subtraction feature is available to read the difference voltage, "A-C", directly. The analog input voltage can be supplied by a low frequency ramp generator and an X-Y plotter can be used to provide analog error (Y axis) versus analog input (X axis). The construction details of a tester of this type are provided in the NSC application note AN-179, "Analog-to-Digital Converter Testing".

For operation with a microprocessor or a computer-based test system, it is more convenient to present the errors digitally. This can be done with the circuit of Figure 9, where the output code transitions can be detected as the 10-bit DAC is incremented. This provides  $\frac{1}{4}$  LSB steps for the 8-bit A/D under test. If the results of this test are automatically plotted with the analog input on the X axis and the error (in LSB's) as the Y axis, a useful transfer function of the A/D under test results. For acceptance testing, the plot is not necessary and the testing speed can be increased by establishing internal limits on the allowed error for each code.

### 4.0 MICROPROCESSOR INTERFACING

To discuss the interface with 8080A and 6800 microprocessors, a common sample subroutine structure is used. The microprocessor starts the A/D, reads and stores the results of 16 successive conversions, then returns to the user's program. The 16 data bytes are stored in 16 successive memory locations. All Data and Addresses will be given in hexadecimal form. Software and hardware details are provided separately for each type of microprocessor.

#### 4.1 Interfacing 8080 Microprocessor Derivatives (8048, 8085)

This converter has been designed to directly interface with derivatives of the 8080 microprocessor. The A/D can be mapped into memory space (using standard memory address decoding for CS and the MEMR and MEMW strobes) or it can be controlled as an I/O device by using the I/O P. and I/O W strobes and decoding the address bits A0 → A7 (or address bits A8 → A15 as they will contain the same 8-bit address information) to obtain the CS input. Using the I/O space provides 256 additional addresses and may allow a simpler 8-bit address decoder but the data can only be input to the accumulator. To make use of the additional memory reference instructions, the A/D should be mapped into memory space. An example of an A/D in I/O space is shown in Figure 10.




FIGURE 7. Basic A/D Tester

## FUNCTIONAL DESCRIPTION (Continued)





FIGURE 8. A/D Tester with Analog Error Output




TL/H/5671-19

FIGURE 9. Basic "Digital" A/D Tester

TABLE I. DECODING THE DIGITAL OUTPUT LEDs

HEX	BINARY	FRACTIONAL BINARY VALUE FOR		OUTPUT VOLTAGE CENTER VALUES WITH $V_{REF}/2 = 2.560 \text{ V}_{DC}$	
		MS GROUP*	LS GROUP	VMS GROUP*	VLS GROUP*
F	1 1 1 1		15/16	15/256	4.800 0.300
E	1 1 1 0		7/8	7/128	4.480 0.280
D	1 1 0 1		13/16	13/256	4.160 0.260
C	1 1 0 0	3/4		3/64	3.840 0.240
B	1 0 1 1		11/16	11/256	3.520 0.220
A	1 0 1 0		5/8	5/128	3.200 0.200
9	1 0 0 1		9/16	9/256	2.880 0.180
8	1 0 0 0	1/2		1/32	2/560 0.160
7	0 1 1 1		7/16	7/256	2.240 0.140
6	0 1 1 0		3/8	3/128	1.920 0.120
5	0 1 0 1		5/16	2/256	1.600 0.100
4	0 1 0 0	1/4		1/64	1/280 0.080
3	0 0 1 1		3/16		3/255 0.060
2	0 0 1 0		1/8		0.640 0.040
1	0 0 0 1		1/16		0.320 0.020
0	0 0 0 0				0 0

\*Display Output = VMS Group + VLS Group



TL/H/5671-20

Note 1: \*Pin numbers for the DP8228 system controller, others are INS8080A.

Note 2: Pin 23 of the INS8080 must be tied to +12V through a 1 kΩ resistor to generate the RST 7 instruction when an interrupt is acknowledged as required by the accompanying sample program.

FIGURE 10. ADC0801-INS8080A CPU Interface

## SAMPLE PROGRAM FOR FIGURE 10 ADC0801-INS8080A CPU INTERFACE

0038	C3 00 03	RST 7:	JMP LD DATA	
•	•	•		
•	•	•		
0100	21 00 02	START:	LXI H 0200H	; HL pair will point to ; data storage locations
0103	31 00 04	RETURN:	LXI SP 0400H	; Initialize stack pointer (Note 1)
0106	7D		MOV A, L	; Test # of bytes entered
0107	FE 0F		CPI OF H	; If # = 16, JMP to
0109	CA 13 01		JZ CONT	; user program
010C	D3 E0		OUT EO H	; Start A/D
010E	FB		EI	; Enable interrupt
010F	00	LOOP:	NOP	; Loop until end of
0110	C3 0F 01		JMP LOOP	; conversion
0113	•	CONT:	•	
•	•	•	•	
•	•	(User program to process data)	•	
•	•	•	•	
•	•	•	•	
0300	DB E0	LD DATA:	IN EO H	; Load data into accumulator
0302	77		MOV M, A	; Store data
0303	23		INX H	; Increment storage pointer
0304	C3 03 01		JMP RETURN	

Note 1: The stack pointer must be dimensioned because a RST 7 instruction pushes the PC onto the stack.

Note 2: All address used were arbitrarily chosen.

## Functional Description (Continued)

The standard control bus signals of the 8080 CS, RD and WR can be directly wired to the digital control inputs of the A/D and the bus timing requirements are met to allow both starting the converter and outputting the data onto the data bus. A bus driver should be used for larger microprocessor systems where the data bus leaves the PC board and/or must drive capacitive loads larger than 100 pF.


### 4.1.1 Sample 8080A CPU Interfacing Circuitry and Program

The following sample program and associated hardware shown in Figure 11 may be used to input data from the converter to the INS8080A CPU chip set (comprised of the INS8080A microprocessor, the INS8228 system controller and the INS8224 clock generator). For simplicity, the A/D is controlled as an I/O device, specifically an 8-bit bi-directional port located at an arbitrarily chosen port address, E0. The TRI-STATE output capability of the A/D eliminates the need for a peripheral interface device, however address decoding is still required to generate the appropriate CS for the converter.

It is important to note that in systems where the A/D converter is 1-of-8 or less I/O mapped devices, no address decoding circuitry is necessary. Each of the 2 address bits (A0 to A7) can be directly used as CS inputs—one for each I/O device.

### 4.1.2 INS8048 Interface

The INS8048 interface technique with the ADC0801 series (see Figure 11) is simpler than the 8080A CPU interface. There are 24 I/O lines and three test input lines in the 8048. With these extra I/O lines available, one of the I/O lines (bit 0 of port 1) is used as the chip select signal to the A/D, thus eliminating the use of an external address decoder. Bus control signals RD, WR and INT of the 8048 are tied directly to the A/D. The 16 converted data words are stored at on-chip RAM locations from 20 to 2F (Hex). The RD and WR signals are generated by reading from and writing into a dummy address, respectively. A sample interface program is shown below.



TL/H/5671-21

FIGURE 11. INS8048 Interface.  
SAMPLE PROGRAM FOR FIGURE 11/INS8048 INTERFACE

04 10	JMP	10H	: Program starts at add 10	
	ORG	3H		
04 50	JMP	50H	; Interrupt jump vector	
	ORG	10H	; Main program	
99 FE	ANL	P1, #0FEH	; Chip select	
81	MOVX	A, @R1	; Read in the 1st data	
			; to reset the intr	
89 01	START:	ORL	P1, #1	; Set port pin high
B8 20		MOV	R0, #20H	; Data address
B9 FF		MOV	R1, #0FFH	; Dummy address
BA 10		MOV	R2, #10H	; Counter for 16 bytes
23 FF	AGAIN:	MOV	A, #0FFH	; Set ACC for intr loop
99 FE		ANL	P1, #0FEH	; Send CS (bit 0 of P1)
91		MOVX	@R1, A	; Send WR out
05		EN	I	; Enable interrupt
98 21	LOOP:	JNZ	LOOP	; Wait for interrupt
EA 1B		DJNZ	R2, AGAIN	; If 16 bytes are read
00		NOP		; go to user's program
00		NOP		
		ORG	50H	
81	INDATA:	MOVX	A, @R1	; Input data, CS still low
A0		MOV	@R0, A	; Store in memory
18		INC	PC	; Increment storage counter
89 01		ORL	P1, #1	; Reset CS signal
27		CLR	A	; Clear ACC to get out of
93		RETR		; the interrupt loop

#### 4.2 Interfacing the Z-80

The Z-80 control bus is slightly different from that of the 8080. General RD and WR strobes are provided and separate memory request, MREQ, and I/O request, IORQ, signals are used which have to be combined with the generalized strobes to provide the equivalent 8080 signals. An advantage of operating the A/D in I/O space with the Z-80 is that the CPU will automatically insert one wait state (the RD and WR strobes are extended one clock period) to allow more time for the I/O devices to respond. Logic to map the A/D in I/O space is shown in Figure 13.




FIGURE 13. Mapping the A/D as an I/O Device for Use with the Z-80 CPU

Additional I/O advantages exist as software DMA routines are available and use can be made of the output data transfer which exists on the upper 8 address lines (A8 to A15) during I/O input instructions. For example, MUX channel selection for the A/D can be accomplished with this operating mode.

#### 4.3 Interfacing 6800 Microprocessor Derivatives (6502, etc.)

The control bus for the 6800 microprocessor derivatives does not use the RD and WR strobe signals. Instead it employs a single R/W line and additional timing, if needed, can be derived from the  $\phi_2$  clock. All I/O devices are memory mapped in the 6800 system, and a special signal, VMA, indicates that the current address is valid. Figure 14 shows an interface schematic where the A/D is memory mapped in the 6800 system. For simplicity, the CS decoding is shown using 1/2 DM8092. Note that in many 6800 systems, an al-

ternative decoder is used to bring out the common CS bus at pin 21. This can be tied directly to the CS pin of the A/D, provided that no other devices are addressed at HEX ADDR: 4XXX or 5XXX.

The following subroutine performs essentially the same function as in the case of the 8080 interface and it can be called from anywhere in the user's program.

In Figure 15 the ADC0801 series is interfaced to the M6800 microprocessor through (the arbitrarily chosen) Port B of the MC6820 or MC6821 Peripheral Interface Adapter, (PIA). Here the CS pin of the A/D is grounded since the PIA is already memory mapped in the M6800 system and no CS decoding is necessary. Also notice that the A/D output data lines are connected to the microprocessor bus under program control through the PIA and therefore the A/D RD pin can be grounded.


A sample interface program equivalent to the previous one is shown below Figure 15. The PIA Data and Control Registers of Port B are located at HEX addresses 8006 and 8007, respectively.

#### 5.0 GENERAL APPLICATIONS

The following applications show some interesting uses for the A/D. The fact that one particular microprocessor is used is not meant to be restrictive. Each of these application circuits would have its counterpart using any microprocessor that is desired.

##### 5.1 Multiple ADC0801 Series to MC6800 CPU Interface

To transfer analog data from several channels to a single microprocessor system, a multiple converter scheme presents several advantages over the conventional multiplexer single-converter approach. With the ADC0801 series, the differential inputs allow individual span adjustment for each channel. Furthermore, all analog input channels are sensed simultaneously, which essentially divides the microprocessor's total system servicing time by the number of channels, since all conversions occur simultaneously. This scheme is shown in Figure 16.



Note 1: Numbers in parentheses refer to MC6800 CPU pin out.

Note 2: Number or letters in brackets refer to standard MC6800 system common bus code.

FIGURE 14. ADC0801-MC6800 CPU Interface

## Functional Description (Continued)

SAMPLE PROGRAM FOR FIGURE 14 ADC0801-MC6800 CPU INTERFACE

```

0010  DF 36      DATAIN    STX      TEMP2      ; Save contents of X
0012  CE 00 2C    LDX      #002C     ; Upon IRQ to CPU
0015  FF FF F8    STX      $FFFF     ; Jumps to 002C
0018  B7 50 00    STA      $3000     ; Start ADC0801
001B  OE         CLI
001C  3E         CONVRT   WAI
001D  DE 34      LDX      TEMP1
001F  8C 02 0F    CPX      #$020F    ; Is final data stored?
0022  27 14      BEQ      ENDP
0024  B7 50 00    STA      $5000     ; Restarts ADC0801
0027  08         INX
0028  DF 34      STX      TEMP1
002A  20 F0      BRA      CONVRT
002C  DE 34      INTRPT   LDX      TEMP1
002E  B6 50 00    LDAA     $5000     ; Read data
0031  A7 00      STA      X          ; Store it at X
0033  3B         RTI
0034  02 00      TEMP1    FDB      $0200     ; Starting address for
                                ; data storage
0036  00 00      TEMP2    FDB      $0000
0038  CE 02 00    ENDP    LDX      #$0200    ; Reinitialize TEMP1
003B  DF 34      STX      TEMP1
003D  DE 36      LDX      TEMP2
003F  39         RTS
                                ; Return from subroutine
                                ; To user's program

```

Note 1: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.




FIGURE 15. ADC0801-MC6820 PIA Interface

T.I.U5671-25

3

## Functional Description (Continued)

**SAMPLE PROGRAM FOR FIGURE 15 ADC0801-MC6820 PIA INTERFACE**

0010	CE C0 38	DATAIN	LDX	\$80038	; Upon IRQ low CPU
0013	FF FF F8		STX	\$FFFF8	; jumps to 0038
0016	B6 80 06		LDAA	PIAORB	; Clear possible IRQ flags
0019	4F		CLRA		
001A	B7 80 07		STAA	PIACPB	
001D	B7 80 06		STAA	PIAORB	; Set Port B as input
0020	0E		CLI		
0021	C6 34		LDAB	#\$34	
0023	86 3D		LDAA	#\$3D	
0025	F7 80 07	CONVRT	STAB	PIACRB	; Starts ADC0801
0028	R7 80 07		STAA	PIACRB	
002B	3E		WAI		
002C	DE 40		LDX	TEMP1	; Wait for interrupt
002E	8C 02 0F		CPX	\$#020F	; Is final data stored?
0031	27 0F		BEQ	ENDF	
0033	08		INX		
0034	DF 40		STX	TEMP1	
0036	20 ED		BRA	CONVRT	
0038	DE 40	INTRPT	LDX	TEMP1	
003A	B6 80 06		LDAA	PIAORB	; Read data in
003D	47 00		STAA	X	; Store it at X
003F	38		RTI		
0040	02 00	TEMP1	FDB	\$0200	; Starting address for
0042	CE 02 00	ENDP	IDX	\$#0200	; data storage
0045	DF 40		STX	TEMP1	; Reinitialize TEMP1
0047	39		RTS		
		PIAORB	EQU	\$8006	; Return from subroutine
		PIACRB	EQU	\$8007	; To user's program

The following schematic and sample subroutine (DATA IN) may be used to interface (up to) 8 ADC0801's directly to the MC6800 CPU. This scheme can easily be extended to allow the interface of more converters. In this configuration the converters are (arbitrarily) located at HEX address 5000 through 5007 in the MC6800 memory space. To save components, the clock signal is derived from just one RC pair on the first converter. This output drives the other A/Ds.

All the converters are started simultaneously with a STORE instruction at HEX address 5000. Note that any other HEX address of the form 5XXX will be decoded by the circuit, pulling all the CS inputs low. This can easily be avoided by using a more definitive address decoding scheme. All the interrupts are ORed together to insure that all A/Ds have completed their conversion before the microprocessor is interrupted.


The subroutine, DATA IN, may be called from anywhere in the user's program. Once called, this routine initializes the

CPU, starts all the converters simultaneously and waits for the interrupt signal. Upon receiving the interrupt, it reads the converters (from HEX addresses 5000 through 5007) and stores the data successively at (arbitrarily chosen) HEX addresses 0200 to C207, before returning to the user's program. All CPU registers then recover the original data they had before servicing DATA IN.

#### 5.2 Auto-Zeroed Differential Transducer Amplifier and A/D Converter

The differential inputs of the ADC0801 series eliminate the need to perform a differential to single ended conversion for a differential transducer. Thus, one op amp can be eliminated since the differential to single ended conversion is provided by the differential input of the ADC0801 series. In general, a transducer preamp is required to take advantage of the full A/D converter input dynamic range.

## Functional Description (Continued)



Note 1: Numbers in parentheses refer to MC6800 CPU pin out.

Note 2: Numbers of letters in brackets refer to standard M6800 system common bus code.

TL/H/5621-26

SAMPLE PROGRAM FOR FIGURE 16 INTERFACING MULTIPLE A/D IN AN MC6800 SYSTEM				
ADDRESS	HEX CODE	MNEMONICS		COMMENTS
0010	DF 44	DATAIN	STX	TEMP
0012	CE 00 2A		LDX	\$#002A
0015	FF FF F8		STX	\$FFFF
0018	B7 50 00		STA	\$5000
001B	OE		CLI	
001C	3E		WAI	
001D	CE 50 00		LDX	#\$5000
0020	DF 4C		STX	INDEX1
0022	CE 02 00		LDX	#\$0200
0025	DF 42		STX	INDEX2
0027	DE 44		LDX	TEMP
0029	39		RTS	
002A	DE 40	INTRPT	LDX	INDEX1
002C	AB 00		LDAA	X
002E	08		INX	
002F	DF 40		STX	INDEX1
0031	DE 42		LDX	INDEX2

SAMPLE PROGRAM FOR FIGURE 16 INTERFACING MULTIPLE A/Ds IN AN MC6800 SYSTEM			
ADDRESS	HEX CODE	MNEMONICS	COMMENTS
0033	A7 00	STAA X	; Store data at X
0035	8C 02 07	CPX #\$0207	; Have all A/D's been read?
0038	27 05	BEQ RETURN	; Yes: branch to RETURN
003A	08	INX	; No: increment X by one
003B	DF 42	STX INDEX2	; X → INDEX2
003D	20 EB	BRA INTRFT	; Branch to 002A
003F	3B	RTI	
0040	50 00	INDEX1 FDB \$5000	; Starting address for A/D
0042	02 0C	INDEX2 FDE \$0200	; Starting address for data storage
0044	00 00	TEMP FDB \$0000	

Note 1: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.

For amplification of DC input signals, a major system error is the input offset voltage of the amplifiers used for the preamp. Figure 17 is a gain of 100 differential preamp whose offset voltage errors will be cancelled by a zeroing subroutine which is performed by the INS8080A microprocessor system. The total allowable input offset voltage error for this preamp is only 50  $\mu$ V for  $\frac{1}{4}$  LSB error. This would obviously require very precise amplifiers. The expression for the differential output voltage of the preamp is:

$$V_O = [V_{IN(+)} - V_{IN(-)}] \left[ 1 + \frac{2R_2}{R_1} \right] +$$

SIGNAL                    GAIN

$$(V_{OS2} - V_{OS1} - V_{OS3}) \pm I_x R_x \left( 1 + \frac{2R_2}{R_1} \right)$$

DC ERROR TERM                    GAIN

where  $I_x$  is the current through resistor  $R_x$ . All of the offset error terms can be cancelled by making  $\pm I_x R_x = V_{OS1} + V_{OS3} - V_{OS2}$ . This is the principle of this auto-zeroing scheme.


The INS8080A uses the 3 I/O ports of an INS8255 Programmable Peripheral Interface (PPI) to control the auto zeroing and input data from the ADC0801 as shown in Figure 18. The PPI is programmed for basic I/O operation (mode 0) with Port A being an input port and Ports B and C being output ports. Two bits of Port C are used to alternately open or close the 2 switches at the input of the preamp. Switch

SW1 is closed to force the preamp's differential input to be zero during the zeroing subroutine and then opened and SW2 is then closed for conversion of the actual differential input signal. Using 2 switches in this manner eliminates concern for the ON resistance of the switches as they must conduct only the input bias current of the input amplifiers.

Output Port B is used as a successive approximation register by the 8080 and the binary scaled resistors in series with each output bit create a D/A converter. During the zeroing subroutine, the voltage at  $V_x$  increases or decreases as required to make the differential output voltage equal to zero. This is accomplished by ensuring that the voltage at the output of A1 is approximately 2.5V so that a logic "1" (5V) on any output of Port B will source current into node  $V_x$  thus raising the voltage at  $V_x$  and making the output differential more negative. Conversely, a logic "0" (0V) will pull current out of node  $V_x$  and decrease the voltage, causing the differential output to become more positive. For the resistor values shown,  $V_x$  can move  $\pm 12$  mV with a resolution of 50  $\mu$ V, which will null the offset error term to  $\frac{1}{4}$  LSB of full-scale for the ADC0801. It is important that the voltage levels that drive the auto-zero resistors be constant. Also, for symmetry, a logic swing of 0V to 5V is convenient. To achieve this, a CMOS buffer is used for the logic output signals of Port B and this CMOS package is powered with a stable 5V source. Buffer amplifier A1 is necessary so that it can source or sink the D/A output current.

Note 1  
Note 2  
Note 3

## Functional Description (Continued)

Note 1:  $R_2 = 49.5 \text{ k}\Omega$ 

Note 2: Switches are LMC-3334 CMOS analog switches.

Note 3: The 9 resistors used in the auto-zero section can be  $\pm 5\%$  tolerance.

FIGURE 17. Gain of 100 Differential Transducer Preamp




FIGURE 18. Microprocessor Interface Circuitry for Differential Preamp

TLVH/5671-27

all zero code when it converts a negative input ( $V_{IN}(-) < V_{IN}(+)$ ). Also, a logic inversion exists as all of the I/O ports are buffered with inverting gates.

Basically, if the data read is zero, the differential output voltage is negative, so a bit in Port B is cleared to pull  $V_x$  more negative which will make the output more positive for the next conversion. If the data read is not zero, the output voltage is positive so a bit in Port B is set to make  $V_x$  more positive and the output more negative. This continues for 8 approximations and the differential output eventually converges to within 5 mV of zero.

The actual program is given in Figure 20. All addresses used are compatible with the BLC 80/10 microcomputer system. In particular:

Port A and the ADC0801 are at port address E4

Port B is at port address E5

Port C is at port address E6

PPI control word port is at port address E7

Program Counter automatically goes to ADDR:3C3D upon acknowledgement of an interrupt from the ADC0801

### 5.3 Multiple A/D Converters in a Z-80 Interrupt Driver Mode

In data acquisition systems where more than one A/D converter (or other peripheral device) will be interrupting program execution of a microprocessor, there is obviously a need for the CPU to determine which device requires servicing. Figure 21 and the accompanying software is a method of determining which of 7 ADC0801 converters has completed a conversion (INTR asserted) and is requesting an interrupt. This circuit allows starting the A/D converters in any sequence, but will input and store valid data from the converters with a priority sequence of A/D 1 being read first, A/D 2 second, etc., through A/D 7 which would have the lowest priority for data being read. Only the converters whose INT is asserted will be read.

The key to decoding circuitry is the DM74LS373, 8-bit D type flip-flop. When the Z-80 acknowledges the interrupt, the program is vectored to a data input Z-80 subroutine. This subroutine will read a peripheral status word from the DM74LS373 which contains the logic state of the INTR outputs of all the converters. Each converter which initiates an interrupt will place a logic "0" in a unique bit position in the status word and the subroutine will determine the identity of the converter and execute a data read. An identifier word (which indicates which A/D the data came from) is stored in the next sequential memory location above the location of the data so the program can keep track of the identity of the data entered.




FIGURE 19. Flow Chart for Auto-Zero Routine

3D02	D3E7	Cut Control Port	
3D04	2001	MVI H 01	:Program FP/
3D07	D3E6	OUT C	
3D09	0E80	MVI B 80	
3D0B	3E7F	MVI A 7F	
3D0D	4F	MOV C,A	
3D0E	D3E5	OUT B	
3D10	31AA3D	LXI SP 3DAA	
3D13	D3E4	OUT A	
3D15	F8	IE	
3D16	00	NOP	
3D17	C3163D	JMP Loop	
3D1A	7A	MOVA,D	
3D1B	C600	ADI 00	
3D1D	CA2D3D	JZ Set C	
3D20	78	MOVA,B	
3D21	F600	ORI 00	
3D23	1F	RAR	
3D24	FE00	CPI 00	
3D26	CA373D	JZ Done	
3D29	47	MOVB,A	
3D2A	C3333D	JMP New C	
3D2D	79	MOVA,C	
3D2E	B0	ORA B	
3D2F	4F	MOV C,A	
3D30	C3203D	JMP Shift B	
3D33	A9	XRA C	
3D34	C3033D	JMF Return	New C
3D37	47	MOVB,A	
3D38	7C	MOVA,H	
3D39	EE03	XRI 03	
3D3B	D3E6	OUT C	
3D3D	*	*	
	*	*	
	*	*	
Program for processing proper data values			
3C3D	DBE4	IN A	Read A/D Subroutine
3C3F	EFF	XRI FF	
3C41	57	MOV D,A	
3C42	78	MOV A,B	
3C43	E6FF	ANI FF	
3C45	C21A3D	JNZ Auto-Zero	
3C48	C33D3D	JMP Normal	

Note: All numerical values are hexadecimal representations.

FIGURE 20. Software for Auto-Zeroed Differential A/D

### 5.3 Multiple A/D Converters in a Z-80® Interrupt Driven Mode (Continued)


The following notes apply:

- 1) It is assumed that the CPU automatically performs a RST 7 instruction when a valid interrupt is acknowledged (CPU is in interrupt mode 1). Hence, the subroutine starting address of X0038.
- 2) The address bus from the Z-80 and the data bus to the Z-80 are assumed to be inverted by bus drivers.
- 3) A/D data and identifying words will be stored in sequential memory locations starting at the arbitrarily chosen address X 3E00.
- 4) The stack pointer must be dimensioned in the main program as the RST 7 instruction automatically pushes the PC onto the stack and the subroutine uses an additional 6 stack addresses.

- 5) The peripherals of concern are mapped into I/O space with the following port assignments:

HEX PORT ADDRESS	PERIPHERAL
00	MM74C374 8-bit flip-flop
01	A/D 1
02	A/D 2
03	A/D 3
04	A/D 4
05	A/D 5
06	A/D 6
07	A/D 7

This port address also serves as the A/D identifying word in the program.



TL475C71-20


FIGURE 21. Multiple A/Ds with Z-80 Type Microprocessor  
INTERRUPT SERVICING SUBROUTINE

LOC	OBJ CODE	SOURCE	COMMENT
0038	E5	PUSH HL	: Save contents of all registers affected by
0039	C5	PUSH BC	: this subroutine.
003A	F5	PUSH AF	: Assumed INT mode 1 earlier set.
003B	21 00 3E	LD (HL), X3E00	: Initialize memory pointer where data will be stored.
003E	OE 01	LD C, X01	: C register will be port ADDR of A/D converters.
0040	B300	OUT X00, A	: Load peripheral status word into 8-bit latch.
0042	DB00	INA, X00	: Load status word into accumulator.
0044	47	LD B,A	: Save the status word.
0045	79	TEST LD A,C	: Test to see if the status of all A/D's have
0046	FE 08	CP, XOR	: been checked. If so, exit subroutine
0048	CA 60 00	JPZ, DONE	
004B	78	LD A,B	
004C	1F	RRA	
004D	47	LD B,A	
004E	DA 5500	JPC, LOAD	
0051	0C	INC C	
0052	C3 4500	JP, TEST	
0055	ED 78	INA, (C)	
0057	EE FF	XOR FF	
0059	77	LD (HL), A	
005A	2C	INC L	
005B	71	LD (HL), C	
005C	2C	INC L	: Store A/D identifier (A/D port ADDR).
005D	C3 5100	JP, NEXT	
0060	F1	DONE POP AF	: Test next bit in status word.
0061	C1	POP BC	: Re-establish all registers as they were
0062	E1	POP HL	: before the interrupt.
0063	C9	RET	: Return to original program


**ORDERING INFORMATION**

TEMP RANGE		0°C TO 70°C	0°C TO 70°C	0°C TO 70°C	-40°C TO +85°C
ERROR	± 1/4 Bit Adjusted	ADC0802LCWM	ADC0802LCV		ADC0801LCN
	± 1/2 Bit Unadjusted	ADC0803LCWM	ADC0803LCV		ADC0802LCN
	± 1/2 Bit Adjusted	ADC0804LCWM	ADC0804LCV	ADC0804LCN	ADC0803LCN
	± 1Bit Unadjusted				ADC0805LCN
PACKAGE OUTLINE	M20B—Small Outline	V20A—Chip Carrier		N20A—Molded DIP	

TEMP RANGE		-40°C TO +85°C	-55°C TO +125°C
ERROR	± 1/4 Bit Adjusted	ADC0801LCJ	ADC0801LJ
	± 1/2 Bit Unadjusted	ADC0802LCJ	ADC0802LJ
	± 1/2 Bit Adjusted	ADC0803LCJ	
	± 1Bit Unadjusted	ADC0804LCJ	
PACKAGE OUTLINE	J20A—Cavity DIP	J20A—Cavity DIP	

**Connection Diagrams**ADC080X  
Dual-In-Line and Small Outline (SO) Packages

T1/H/5671-30

ADC080X  
Molded Chip Carrier (PCC) Package

T1/H/5671-32

See Ordering Information

## **LAMPIRAN B**

```

;-----
; Constants
;-----

;-----
; Memory Allocation
;-----


Timer_Status EQU 30h ; status utk timer 0
; 0 -> dipakai untuk delay geser pada header
; 1 -> untuk menghitung lebar pulsa data infrared

Sec_Tick EQU 31h ; variabel utk counter timer
X_Header EQU 32h ; variabel utk posisi pergeseran tulisan pada header
J_Header EQU 33h ; variabel yg berisi banyaknya karakter pada tulisan
header
Mode EQU 32h ; variabel yg menunjukkan mode yg ditampilkan pada LCD
; mode 1 = menampilkan nilai SP dan PV
; mode 2 = menampilkan status kran
; mode 3 = input nilai SP dari keypad
; mode 4 = Verifikasi pembukaan kran isi
; mode 5 = Verifikasi penutupan kran isi
; mode 6 = Verifikasi pembukaan kran buang
; mode 7 = Verifikasi penutupan kran buang
; mode 8 = pesan error bila SP yg dimasukkan > 100
; mode 9 = menampilkan level air dan status heater
; mode 10= pesan error apabila membuka kran isi padahal
;           air sudah penuh

X_Enter_SP EQU 33h ; variabel koordinat X posisi kursor saat menginputkan
SP
Present_Value EQU 34h ; variabel utk menyimpan nilai PV (suhu sekarang)
Set_Point EQU 35h ; variabel utk menyimpan nilai set point

Buffer_SP EQU 36h ; variabel untuk menampung 3 digit nilai
; 37h ; desimal dari SP pada saat diinputkan
; 38h ; 

Tank_Status EQU 39h ; Status level air : 0 -> kosong, 1 -> terisi, 2 ->
penuh

Data_Counter EQU 3Ah ; variabel counter jumlah pulsa data yg akan
dikirim ke kontroler 1
Ctrl_Status EQU 3Bh ; variabel yg menampung nilai kontrol status
Counter EQU 3Ch ; variabel counter jumlah pulsa data yg diterima
dari kontroler 1
Set_Ctrl_St EQU 3Dh ; variabel penampung nilai kontrol status yg akan
dikirimkan ke kontroler 1

;-----
; Bit Addressable
;-----


LCD_RS BIT p3.6 ; pin output untuk register select LCD
LCD_CS BIT p3.7 ; pin output enable LCD
Scan_Key_1 BIT p2.6 ;
Scan_Key_2 BIT p2.5 ; pin output pembacaan matrix keypad
Scan_Key_3 BIT p2.4 ;
Scan_Key_4 BIT p2.3 ;
IR_TX BIT p3.4 ; pin output transmitter IR

```

```

IR_RX      BIT    p3.2 ; pin input receiver IR

;-----
; Flag / Indicator
;-----

Button_F    BIT    00h    ; 0 -> idle, 1 -> lakukan pembacaan tombol
Header_F     BIT    01h    ; 0 -> idle, 1 -> refresh tampilan header pada LCD
Show_Header_F    BIT    02h    ; 0 -> header tdk ditampilkan, 1 -> header ditampilkan
Upper_Valve BIT    03h    ; 0 -> close, 1 -> open
Lower_Valve BIT    04h    ; 0 -> close, 1 -> open
Upper_Valve_C BIT    05h    ; 0 -> close, 1 -> open
Lower_Valve_C BIT    06h    ; 0 -> close, 1 -> open
Heater       BIT    07h    ; 0 -> stop, 1 -> active
Update_Mode_F BIT    08h    ; 0 -> idle, 1 -> refresh tampilan pada LCD
Data_Type_F   BIT    09h    ; 0 -> data PV, 1 -> data kontrol status
Send_Data_F   BIT    0Ah    ; data yg akan dikirim : 0 -> data SP, 1 -> data kontrol status
No_Data_F     BIT    0Bh    ; 0 -> masih ada data yg diterima, 1 -> tidak ada data yg masuk
                                         ; setelah 4 detik

;-----
; Program Reset
;-----

ORG 0000h
LJMP Start

ORG 0003h      ; vector address untuk interrupt 0
LJMP Int_0

ORG 000Bh      ; vector address untuk timer 0
LJMP Timer_0

ORG 001Bh      ; vector address untuk timer 1
LJMP Timer_1

;-----
; ROM Database
;-----

; ini adalah data karakter-karakter yang akan ditampilkan pada LCD
; untuk tiap-tiap mode

Header
DB 149
DB '
          ALAT PEMANTAU DAN PENGENDALI SUHU A'
DB 'IR TANPA KABEL BERBASIS uC89C51 - Hartono Rahardjo'
DB '- NRP. 5103094049 - Unika WIDYA MANDALA Surabaya '
DB '

Opened
DB 'buka '
Closed
DB 'tutup'

```

```

Y_or_N
    DB      '*=Y #=N'

Active
    DB      'aktif'

Stop
    DB      'stop'

Full
    DB      'penuh'

Not_Full
    DB      'terisi'

Empty
    DB      'kosong'

Status_1_Text
    DB      'PV = '
    DB      'SP = '

Status_2_Text
    DB      'Kran isi :'
    DB      'Kran buang:'

Status_3_Text
    DB      'SP (',0DFh,'C) = '

Status_4_Text
    DB      'Buka kran isi ?'

Status_5_Text
    DB      'Tutup kran isi ?'

Status_6_Text
    DB      'Buka kran buang?'

Status_7_Text
    DB      'Ttp kran buang? '


Status_8_Text
    DB      'SP > 100 !!!'
    DB      'Tekan #'

Status_9_Text
    DB      'Vol. air: '
    DB      'Heater : '


Status_10_Text
    DB      'Air sudah penuh.'
    DB      'Tekan # '


;-----
; Interrupt Service Routine
;-----


; Interrupt timer 0 digunakan untuk :
; 1. menghitung pewaktuuan 0.5 detik, setiap 0.5 dtk tampilan pada header
; bergeser
; 2. menghitung pewaktuuan 4 detik, kalau tidak ada data yg diterima maka
; tampilkan

```

tulisan --- pada LCD

Timer\_0

```
PUSH  a
PUSH  psw
MOV   th0,#03Ch
MOV   t10,#0AFh
INC   Sec_Tick
MOV   a,Timer_Status
CJNE  a,#0,T0_J2
MOV   a,Sec_Tick
CJNE  a,#10,T0_J1
MOV   Sec_Tick,#0
SETB  Header_F
AJMP  T0_J1
```

```
T0_J3 JNC  T0_J4
AJMP  T0_J1
```

```
T0_J2 MOV   a,Sec_Tick
CJNE  a,#60,T0_J3
T0_J4 MOV   Sec_Tick,#0
MOV   Present_Value,#0FFh
SETB  No_Data_F
SETB  Update_Mode_F
;    CLR   tr0
;    CLR   et0
T0_J1 POP   psw
POP   a
RETI
```

; Interrupt 0 digunakan untuk menerima dan menghitung pulsa data  
; yang diterima dari receiver IR

Int\_0

```
CLR   ea
CLR   et0
PUSH  a
PUSH  psw
MOV   Data_Counter,#0
MOV   th0,#0
MOV   t10,#0
SETB  tr0
JNB   IR_RX,$
CLR   tr0
MOV   a,th0
CJNE  a,#7,I0_J2
CLR   Data_Type_F
AJMP  I0_J5
I0_J2 CJNE  a,#9,I0_J1
SETB  Data_Type_F
I0_J5 MOV   th0,#0E0h
MOV   t10,#0
CLR   tf0
SETB  tr0
I0_J3 JB    tf0,I0_J4
JB    IR_RX,I0_J3
```

```

JNB    IR_RX,$
INC    Data_Counter
AJMP   IO_J5

IO_J4 DEC    Data_Counter
MOV    a,Mode
CJNE   a,#1,IO_J7
IO_J8 SETB   Update_Mode_F
AJMP   IO_J9
IO_J7 CJNE   a,#2,IO_J10 ; cek apakah data yg masuk = PV ?
AJMP   IO_J8
IO_J10 CJNE   a,#9,IO_J9 ; cek apakah data yg masuk = status kontrol ?
AJMP   IO_J8

IO_J9 CLR    tf0
CLR    tr0
JB     Data_Type_F,IO_J6
MOV    Present_Value,Data_Counter
AJMP   IO_J11

IO_J6 MOV    Ctrl_Status,Data_Counter

IO_J11 CLR    No_Data_F
MOV    th0,#03Ch
MOV    tl0,#0AFh
MOV    Sec_Tick,#0

IO_J1
SETB   et0
SETB   tr0
CLR    ie0
POP    psw
POP    a
SETB   ea
RETI

; timer 1 digunakan untuk membangkitkan frekuensi 40 kHz (carrier)

Timer_1
CPL    IR_TX
RETI

;-----
; Procedures
;-----

; digunakan untuk menghasilkan delay kurang lebih 50 us (digunakan untuk
; penulisan data pada LCD)

Delay_50
PUSH   7
MOV    r7,#50           ; Delay 50 us
DJNZ   r7,$
POP    7
RET

; digunakan untuk menghasilkan delay kurang lebih 4 ms (digunakan untuk

```

```

; penulisan instruksi pada LCD)

Delay_2
    PUSH  7
    PUSH  6
    MOV   r7,#0
D_2_J1    MOV   r6,#0Eh
    DJNZ  r6,$
    DJNZ  r7,D_2_J1
    POP   6
    POP   7
    RET

; prosedur penulisan instruksi pada LCD

LCD_Write_Inst
    CLR   LCD_RS
    SETB  LCD_CS
    MOV   p1,a
    CLR   LCD_CS
    LCALL  Delay_2
    RET

; prosedur penulisan data pada LCD

LCD_Write_Data
    SETB  LCD_RS
    SETB  LCD_CS
    MOV   p1,a
    CLR   LCD_CS
    LCALL  Delay_50
    RET

; prosedur inisialisasi LCD

Initialize_LCD
    MOV   r7,#5
I_L_J1    LCALL Delay_2
    DJNZ  r7,I_L_J1
    MOV   a,#03Fh
    LCALL LCD_Write_Inst
    LCALL LCD_Write_Inst
    LCALL LCD_Write_Inst
    MOV   a,#0Eh
    LCALL LCD_Write_Inst
    MOV   a,#06h
    LCALL LCD_Write_Inst
    MOV   a,#01h
    LCALL LCD_Write_Inst
    MOV   a,#0Ch
    LCALL LCD_Write_Inst
    RET

; Ini adalah prosedur untuk setting timer, interrupt, dan nilai awal variabel

Initialize_Data
    MOV   tmod,#21h ; timer 0 -> timer 16 bit, timer 1 -> timer auto reload

```

```

MOV th0,#03Ch ; timer 0 digunakan utk pewaktuan 50.000 us
MOV t10,#0AFh ;

MOV th1,#0F4h ; timer 1 digunakan utk pewaktuan 25 us (periode dari 40
kHz)
MOV t11,#0F4h ;

MOV ie,#82h ; aktifkan int. timer 0

CLR Button_F
SETB Header_F
SETB Show_Header_F
SETB No_Data_F
MOV X_Header,#0
MOV Sec_Tick,#0
MOV Timer_Status,#0
MOV Set_Point,#OFFh
MOV Present_Value,#OFFh
MOV Buffer_SP,#0
MOV Buffer_SP+1,#0
MOV Buffer_SP+2,#0
CLR Upper_Valve
CLR Lower_Valve
CLR Heater
SETB IR_TX
MOV Tank_Status,#0

MOV dptr,#Header
CLR a
MOVC a,@a+dptr
MOV J_Header,a
SETB tr0
RET

; prosedur untuk menampilkan tulisan header pada LCD

Show_Header
    JNB Header_F,H_J1
    CLR Header_F
    MOV a,#080h
    LCALL LCD_Write_Inst
    MOV dptr,#Header
    INC dptr
    MOV r7,#16

H_J2
    MOV a,X_Header
    MOVC a,@a+dptr
    LCALL LCD_Write_Data
    INC dptr
    DJNZ r7,H_J2
    INC X_Header
    MOV a,X_Header
    CJNE a,J_Header,H_J1
    MOV X_Header,#0

H_J1 RET

```

```

; prosedur delay untuk menghilangkan bouncing saat tombol ditekan

Remove_Bouncing
    MOV    r4,#0FFh
RB_J1 MOV    r3,#0FFh
        DJNZ   r3,$
        DJNZ   r4,RB_J1
        RET

; prosedur pengecekan tombol

Check_Button
    MOV    r7,#1
    CLR    Scan_Key_1
    SETB   Scan_Key_2
    SETB   Scan_Key_3
    SETB   Scan_Key_4
    MOV    a,p2
    ANL    a,#7h
    CJNE   a,#7h,CB_J2
    MOV    r7,#4
    SETB   Scan_Key_1
    CLR    Scan_Key_2
    SETB   Scan_Key_3
    SETB   Scan_Key_4
    MOV    a,p2
    ANL    a,#7h
    CJNE   a,#7h,CB_J2
    MOV    r7,#7
    SETB   Scan_Key_1
    SETB   Scan_Key_2
    CLR    Scan_Key_3
    SETB   Scan_Key_4
    MOV    a,p2
    ANL    a,#7h
    CJNE   a,#7h,CB_J2
    MOV    r7,#10
    SETB   Scan_Key_1
    SETB   Scan_Key_2
    SETB   Scan_Key_3
    CLR    Scan_Key_4
    MOV    a,p2
    ANL    a,#7h
    CJNE   a,#7h,CB_J2
    CLR    Button_F
CB_J1 RET

CB_J2 JB    Button_F,CB_J1
        SETB   Button_F
        LCALL Remove_Bouncing
        JNB    Show_Header_F,CB_J3
        MOV    ie,#089h
        SETB   it0
        MOV    Mode,#1
        SETB   Update_Mode_F
        CLR    Show_Header_F
        CLR    tr0

```

```

MOV    Timer_Status,#1
CLR    Header_F
RET
CB_J3 CJNE a,#3,CB_J4
      MOV a,#0
      AJMP CB_J6
CB_J4 CJNE a,#5,CB_J5
      MOV a,#1
      AJMP CB_J6
CB_J5 CJNE a,#6,CB_J1
      MOV a,#2
CB_J6 MOV b,r7
      ADD a,b

; Button 1

CJNE a,#1,CB_J7
      MOV a,Mode
      CJNE a,#3,Btn1_J1
      MOV a,X_Enter_SP
      CJNE a,#3,Btn1_J2
      RET
Btn1_J2 MOV r0,#Buffer_SP
      ADD a,r0
      MOV r0,a
      MOV @r0,#1
      MOV a,#31h
      LCALL LCD_Write_Data
      INC X_Enter_SP
Btn1_J1 RET

; Button 2

CB_J7 CJNE a,#2,CB_J8
      MOV a,Mode
      CJNE a,#3,Btn2_J1
      MOV a,X_Enter_SP
      CJNE a,#3,Btn2_J2
      RET
Btn2_J2 MOV r0,#Buffer_SP
      ADD a,r0
      MOV r0,a
      MOV @r0,#2
      MOV a,#32h
      LCALL LCD_Write_Data
      INC X_Enter_SP
Btn2_J1 RET

; Button 3

CB_J8 CJNE a,#3,CB_J9
      MOV a,Mode
      CJNE a,#3,Btn3_J1
      MOV a,X_Enter_SP
      CJNE a,#3,Btn3_J2
      RET
Btn3_J2 MOV r0,#Buffer_SP

```

```

ADD    a,r0
MOV    r0,a
MOV    @r0,#3
MOV    a,#33h
LCALL LCD_Write_Data
INC    X_Enter_SP
Btn3_J1      RET

; Button 4

CB_J9 CJNE a,#4,CB_J10
    MOV a,Mode
    CJNE a,#3,Btn4_J1
    MOV a,X_Enter_SP
    CJNE a,#3,Btn4_J2
    RET
Btn4_J2      MOV r0,#Buffer_SP
    ADD a,r0
    MOV r0,a
    MOV @r0,#4
    MOV a,#34h
    LCALL LCD_Write_Data
    INC X_Enter_SP
Btn4_J1      RET

; Button 5

CB_J10      CJNE a,#5,CB_J11
    MOV a,Mode
    CJNE a,#3,Btn5_J1
    MOV a,X_Enter_SP
    CJNE a,#3,Btn5_J2
    RET
Btn5_J2      MOV r0,#Buffer_SP
    ADD a,r0
    MOV r0,a
    MOV @r0,#5
    MOV a,#35h
    LCALL LCD_Write_Data
    INC X_Enter_SP
Btn5_J1      RET

; Button 6

CB_J11      CJNE a,#6,CB_J12
    MOV a,Mode
    CJNE a,#3,Btn6_J1
    MOV a,X_Enter_SP
    CJNE a,#3,Btn6_J2
    RET
Btn6_J2      MOV r0,#Buffer_SP
    ADD a,r0
    MOV r0,a
    MOV @r0,#6
    MOV a,#36h
    LCALL LCD_Write_Data
    INC X_Enter_SP

```

```

Btn6_J1      RET
; Button 7

CB_J12      CJNE  a,#7,CB_J13
            MOV    a,Mode
            CJNE  a,#3,Btn7_J1
            MOV    a,X_Enter_SP
            CJNE  a,#3,Btn7_J2
            RET
Btn7_J2      MOV    r0,#Buffer_SP
            ADD    a,r0
            MOV    r0,a
            MOV    @r0,#7
            MOV    a,#37h
            LCALL LCD_Write_Data
            INC    X_Enter_SP
Btn7_J1      RET

; Button 8

CB_J13      CJNE  a,#8,CB_J14
            MOV    a,Mode
            CJNE  a,#3,Btn8_J1
            MOV    a,X_Enter_SP
            CJNE  a,#3,Btn8_J2
            RET
Btn8_J2      MOV    r0,#Buffer_SP
            ADD    a,r0
            MOV    r0,a
            MOV    @r0,#8
            MOV    a,#38h
            LCALL LCD_Write_Data
            INC    X_Enter_SP
Btn8_J1      RET

; Button 9

CB_J14      CJNE  a,#9,CB_J15
            MOV    a,Mode
            CJNE  a,#3,Btn9_J1
            MOV    a,X_Enter_SP
            CJNE  a,#3,Btn9_J2
            RET
Btn9_J2      MOV    r0,#Buffer_SP
            ADD    a,r0
            MOV    r0,a
            MOV    @r0,#9
            MOV    a,#39h
            LCALL LCD_Write_Data
            INC    X_Enter_SP
Btn9_J1      RET

CB_J19      LJMP   CB_J16
; Button 10

```

```

CB_J15      CJNE  a, #10, CB_J19
            MOV    a, Mode
            CJNE  a, #1, Bt10_J1
            MOV    Mode, #2
            SETB   Update_Mode_F
            RET
Bt10_J1      CJNE  a, #2, Bt10_J2
            MOV    Mode, #9
            SETB   Update_Mode_F
            RET
Bt10_J2      CJNE  a, #3, Bt10_J3
            MOV    a, X_Enter_SP
            CJNE  a, #0, Bt10_J4
            RET
Bt10_J4      MOV    a, #10h
            LCALL LCD_Write_Inst
            MOV    a, #20h
            LCALL LCD_Write_Data
            MOV    a, #10h
            LCALL LCD_Write_Inst
            DEC    X_Enter_SP
            RET
Bt10_J3      CJNE  a, #4, Bt10_J5
            MOV    a, Tank_Status
            CJNE  a, #3, Bt10_J10
            MOV    Mode, #10
            SETB   Update_Mode_F
            RET
B10_J10     SETB   Upper_Valve_C

            LCALL Turn_Upper_Valve
            SETB   Send_Data_F
            LCALL Send_Data

            MOV    Mode, #2
            SETB   Update_Mode_F
            RET
Bt10_J5      CJNE  a, #5, Bt10_J6
            CLR    Upper_Valve_C

            LCALL Turn_Upper_Valve
            SETB   Send_Data_F
            LCALL Send_Data

            MOV    Mode, #2
            SETB   Update_Mode_F
            RET
Bt10_J6      CJNE  a, #6, Bt10_J7
            SETB   Lower_Valve_C

            LCALL Turn_Lower_Valve
            SETB   Send_Data_F
            LCALL Send_Data

            MOV    Mode, #2

```

```
    SETB Update_Mode_F
    RET
Bt10_J7    CJNE a,#7,Bt10_J8
    CLR Lower_Valve_C

    LCALL Turn_Lower_Valve
    SETB Send_Data_F
    LCALL Send_Data

    MOV Mode,#2
    SETB Update_Mode_F
    RET
Bt10_J8    CJNE a,#9,Bt10_J9
    MOV Mode,#1
    SETB Update_Mode_F
    RET
Bt10_J9
    RET
```

; Button 11

```
CB_J16    CJNE a,#11,CB_J17
    MOV a,Mode
    CJNE a,#3,Bt11_J1
    MOV a,X_Enter_SP
    CJNE a,#3,Bt11_J2
    RET
Bt11_J2    MOV r0,#Buffer_SP
    ADD a,r0
    MOV r0,a
    MOV @r0,#0
    MOV a,#30h
    LCALL LCD_Write_Data
    INC X_Enter_SP
    RET
Bt11_J1    CJNE a,#2,Bt11_J3
    JNB No_Data_F,Bt11_J5
    RET
Bt11_J5    MOV Mode,#4
    SETB Update_Mode_F
    JNB Upper_Valve,Bt11_J4
    MOV Mode,#5
Bt11_J4    RET

Bt11_J3
    RET
```

; Button 12

```
CB_J17    CJNE a,#12,CB_J18
    MOV a,Mode
    CJNE a,#1,Bt12_J1
    JNB No_Data_F,B12_J16
    RET
B12_J16   MOV Mode,#3
    SETB Update_Mode_F
    RET
```

```

Bt12_J1    CJNE  a,#3,Bt12_J2
            LCALL Calculate_SP
            MOV   a,#0Ch
            LCALL LCD_Write_Inst
            MOV   a,r6
            CJNE  a,#100,Bt12_J3
            AJMP  Bt12_J4
Bt12_J3    JC    Bt12_J4
            CJNE  a,#0FFh,Bt12_J7
            AJMP  Bt12_J6
Bt12_J7    MOV   Mode,#8
            SETB  Update_Mode_F
            RET
Bt12_J4    MOV   Set_Point,r6
            CLR   Send_Data_F
            LCALL Send_Data

Bt12_J6    MOV   Mode,#1
            SETB  Update_Mode_F
            RET

Bt12_J2    CJNE  a,#8,Bt12_J5
            AJMP  Bt12_J6

Bt12_J5    CJNE  a,#2,Bt12_J8
            JNB   No_Data_F,B12_J17
            RET
B12_J17   MOV   Mode,#6
            SETB  Update_Mode_F
            JNB   Lower_Valve,Bt12_J9
            MOV   Mode,#7
Bt12_J9    RET

Bt12_J8    CJNE  a,#4,B12_J10
B12_J14   MOV   Mode,#2
            SETB  Update_Mode_F
            RET
B12_J10   CJNE  a,#5,B12_J11
            AJMP  B12_J14
B12_J11   CJNE  a,#6,B12_J12
            AJMP  B12_J14
B12_J12   CJNE  a,#7,B12_J13
            AJMP  B12_J14
B12_J13   CJNE  a,#10,B12_J15
            AJMP  B12_J14
B12_J15   RET

CB_J18    RET

; prosedur untuk menghitung SP dalam hexadesimal dari nilai SP
; yang diinputkan melalui keypad

Calculate_SP
            MOV   r6,#0

```

```
MOV    r7,X_Enter_SP
MOV    r0,#Buffer_SP
MOV    a,r7
CJNE  a,#0,CSP_J3
MOV    r6,Set_Point
```

```

MOV    a,b
ADD    a,#30h
LCALL LCD_Write_Data
CHD_J2    MOV    a,#020h
LCALL LCD_Write_Data
MOV    a,#0DFh
LCALL LCD_Write_Data
MOV    a,#043h
LCALL LCD_Write_Data
RET

Mode_4_to_7
MOV    r7,#16
Md47_J1    CLR    a
MOVC   a,@a+dptr
LCALL LCD_Write_Data
INC    dptr
DJNZ   r7,Md47_J1
MOV    dptr,#Y_or_N
MOV    a,#0C0h
LCALL LCD_Write_Inst
MOV    r7,#7
Md47_J2    CLR    a
MOVC   a,@a+dptr
LCALL LCD_Write_Data
INC    dptr
DJNZ   r7,Md47_J2
RET

; prosedur untuk menampilkan tulisan tulisan untuk setiap mode pada LCD

Update_Mode
JB    Update_Mode_F,UM_J1
RET
UM_J1 CLR    Update_Mode_F
MOV    a,#1
LCALL LCD_Write_Inst
MOV    a,Mode

; Mode 1

CJNE   a,#1,UM_J2
MOV    dptr,#Status_1_Text
MOV    r7,#5
Md1_J1    CLR    a
MOVC   a,@a+dptr
LCALL LCD_Write_Data
INC    dptr
DJNZ   r7,Md1_J1
MOV    a,Present_Value
LCALL Calculate_Hex_2_Dec
MOV    a,#0C0h
LCALL LCD_Write_Inst
MOV    r7,#5
Md1_J2    CLR    a
MOVC   a,@a+dptr
LCALL LCD_Write_Data

```

```
INC    dptr
DJNZ   r7,Md1_J2
MOV    a,Set_Point
LCALL  Calculate_Hex_2_Dec
RET
```

; Mode 2

```
UM_J2  CJNE  a,#2,UM_J3
       LCALL Check_Ctrl_Status
       MOV    dptr,#Status_2_Text
       MOV    r7,#11
Md2_J1  CLR   a
       MOVC  a,@a+dptr
       LCALL LCD_Write_Data
       INC   dptr
       DJNZ  r7,Md2_J1
       PUSH  dp1
       PUSH  dph
       JNB   No_Data_F,Md2_J7
       MOV   a,#020h
       LCALL LCD_Write_Data
       MOV   a,#02Dh
       LCALL LCD_Write_Data
       MOV   a,#02Dh
       LCALL LCD_Write_Data
       AJMP  Md2_J8
```

```
Md2_J7  MOV   dptr,#Closed
       JNB   Upper_Valve,Md2_J3
       MOV   dptr,#Opened
```

```
Md2_J3  MOV   r7,#5
```

```
Md2_J4  CLR   a
       MOVC  a,@a+dptr
       LCALL LCD_Write_Data
       INC   dptr
       DJNZ  r7,Md2_J4
```

```
Md2_J8  POP   dph
       POP   dp1
       MOV   a,#0C0h
       LCALL LCD_Write_Inst
       MOV   r7,#11
```

```
Md2_J2  CLR   a
       MOVC  a,@a+dptr
       LCALL LCD_Write_Data
       INC   dptr
       DJNZ  r7,Md2_J2
       JNB   No_Data_F,Md2_J9
       MOV   a,#020h
       LCALL LCD_Write_Data
       MOV   a,#02Dh
       LCALL LCD_Write_Data
       MOV   a,#02Dh
       LCALL LCD_Write_Data
```

```

MOV    a,#02Dh
LCALL LCD_Write_Data
RET

Md2_J9      MOV    dptr,#Closed
JNB    Lower_Valve,Md2_J5
MOV    dptr,#Opened
Md2_J5      MOV    r7,#5
Md2_J6      CLR    a
    MOVC  a,@a+dptr
    LCALL LCD_Write_Data
    INC   dptr
    DJNZ  r7,Md2_J6
RET

; Mode 3

UM_J3 CJNE  a,#3,UM_J4
    MOV   dptr,#Status_3_Text
    MOV   r7,#10
Md3_J1      CLR   a
    MOVC  a,@a+dptr
    LCALL LCD_Write_Data
    INC   dptr
    DJNZ  r7,Md3_J1
    MOV   a,#0Eh
    LCALL LCD_Write_Inst
    MOV   X_Enter_SP,#0
RET

; Mode 4

UM_J4 CJNE  a,#4,UM_J5
    MOV   dptr,#Status_4_Text
    LCALL Mode_4_to_7
RET

; Mode 5

UM_J5 CJNE  a,#5,UM_J6
    MOV   dptr,#Status_5_Text
    LCALL Mode_4_to_7
RET

; Mode 6

UM_J6 CJNE  a,#6,UM_J7
    MOV   dptr,#Status_6_Text
    LCALL Mode_4_to_7
RET

; Mode 7

UM_J7 CJNE  a,#7,UM_J8
    MOV   dptr,#Status_7_Text
    LCALL Mode_4_to_7
RET

```

```

; Mode 8

UM_J8 CJNE a,#8,UM_J9
        MOV r7,#12
        MOV dptr,#Status_8_Text
Md8_J1    CLR a
        MOVC a,@a+dptr
        LCALL LCD_Write_Data
        INC dptr
        DJNZ r7,Md8_J1
        MOV a,#0C0h
        LCALL LCD_Write_Inst
        MOV r7,#7
Md8_J2    CLR a
        MOVC a,@a+dptr
        LCALL LCD_Write_Data
        INC dptr
        DJNZ r7,Md8_J2
        RET

UM_J9 CJNE a,#9,UM_J10
        LCALL Check_Ctrl_Status
        MOV r7,#10
        MOV dptr,#Status_9_Text
Md9_J1    CLR a
        MOVC a,@a+dptr
        LCALL LCD_Write_Data
        INC dptr
        DJNZ r7,Md9_J1
        PUSH dpl
        PUSH dph
        JNB No_Data_F,Md9_J8
        MOV a,#02Dh
        LCALL LCD_Write_Data
        MOV a,#02Dh
        LCALL LCD_Write_Data
        MOV a,#02Dh
        LCALL LCD_Write_Data
        AJMP Md9_J9

Md9_J8    MOV dptr,#Full
        MOV a,Tank_Status
        CJNE a,#0,Md9_J3
        MOV dptr,#Empty
        AJMP Md9_J4
Md9_J3    CJNE a,#1,Md9_J4
        MOV dptr,#Not_Full
Md9_J4    MOV r7,#6
Md9_J5    CLR a
        MOVC a,@a+dptr
        LCALL LCD_Write_Data
        INC dptr
        DJNZ r7,Md9_J5

Md9_J9    POP dph
        POP dpl

```

```

MOV    a,#0C0h
LCALL LCD_Write_Inst
MOV    r7,#10
Md9_J2    CLR    a
MOVC   a,@a+dptra
LCALL LCD_Write_Data
INC    dptra
DJNZ   r7,Md9_J2
JNB    No_Data_F,Md9_J10
MOV    a,#02Dh
LCALL LCD_Write_Data
MOV    a,#02Dh
LCALL LCD_Write_Data
MOV    a,#02Dh
LCALL LCD_Write_Data
RET

Md9_J10    MOV    dptra,#Active
JB     Heater,Md9_J6
MOV    dptra,#Stop
Md9_J6    MOV    r7,#5
Md9_J7    CLR    a
MOVC   a,@a+dptra
LCALL LCD_Write_Data
INC    dptra
DJNZ   r7,Md9_J7
RET

UM_J10    CJNE   a,#10,UM_J11
MOV    r7,#16
MOV    dptra,#Status_10_Text
Md10_J1    CLR    a
MOVC   a,@a+dptra
LCALL LCD_Write_Data
INC    dptra
DJNZ   r7,Md10_J1
MOV    a,#0C0h
LCALL LCD_Write_Inst
MOV    r7,#7
Md10_J2    CLR    a
MOVC   a,@a+dptra
LCALL LCD_Write_Data
INC    dptra
DJNZ   r7,Md10_J2
RET
UM_J11
RET

; prosedur untuk mengirimkan data pada kontroler 1

Send_Data
CLR    ex0
CLR    et0
SETB   et1
MOV    r7,#2          ; !!!
SD_J4  JB     Send_Data_F,SD_J1

```

```

MOV Counter,Set_Point
MOV th0,#0F5h
MOV t10,#041h
SETB tr0
SETB tr1
JNB tf0,$
CLR tr1
SETB IR_TX
LJMP SD_J2

SD_J1 MOV Counter,Set_Ctrl_St
MOV th0,#0F3h
MOV t10,#07Fh
SETB tr0
SETB tr1
JNB tf0,$
CLR tr1
SETB IR_TX

SD_J2 CLR tr0
CLR tf0
INC Counter
SD_J3 MOV th0,#0FDh
MOV t10,#0A7h
SETB tr0
JNB tf0,$
CLR tf0
MOV th0,#0FDh
MOV t10,#0A7h
SETB tr1
JNB tf0,$
CLR tr0
CLR tr1
CLR tf0
DJNZ Counter,SD_J3
MOV th0,#0C0h      ; !!!
MOV t10,#000h
SETB tr0
JNB tf0,$
CLR tr0
CLR tf0
DJNZ r7,SD_J4

CLR et1
CLR ie0
SETB ex0
RET

; prosedur untuk meng update nilai kontrol status yg akan dikirimkan
; (membuka / menutup kran isi)

Turn_Upper_Valve
    MOV Set_Ctrl_St,Ctrl_Status
    ANL Set_Ctrl_St,#3
    JB Upper_Valve_C,TUV_J1
    ANL Set_Ctrl_St,#0FEh
    RET

```

```

TUV_J1      ORL    Set_Ctrl_St,#1
            RET

; prosedur untuk meng update nilai kontrol status yg akan dikirimkan
; (membuka / menutup kran buang)

Turn_Lower_Valve
    MOV    Set_Ctrl_St,Ctrl_Status
    ANL    Set_Ctrl_St,#3
    JB     Lower_Valve_C,TLV_J1
    ANL    Set_Ctrl_St,#0FDh
    RET

TLV_J1      ORL    Set_Ctrl_St,#2
            RET

; prosedur untuk pembacaan nilai data kontrol status yang diterima dari
; kontroler 1, untuk ditampilkan pada LCD

Check_Ctrl_Status
    MOV    a,Ctrl_Status
    ANL    a,#1
    CLR    Upper_Valve
    CJNE   a,#1,CCS_J1
    SETB   Upper_Valve
CCS_J1      MOV    a,Ctrl_Status
    ANL    a,#2
    CLR    Lower_Valve
    CJNE   a,#2,CCS_J2
    SETB   Lower_Valve
CCS_J2      MOV    a,Ctrl_Status
    ANL    a,#0Ch
    RR     a
    RR     a
    MOV    Tank_Status,a
    CJNE   a,#0,CCS_J4
    MOV    Set_Point,#0FFh
CCS_J4      MOV    a,Ctrl_Status
    ANL    a,#10h
    CLR    Heater
    MOV    Set_Point,#0FFh
    CJNE   a,#10h,CCS_J3
    SETB   Heater
CCS_J3      RET

;-----
; Main Program
;-----

Start
    MOV    sp,#7
    LCALL Initialize_LCD
    LCALL Initialize_Data

Loop
    LCALL Show_Header
    LCALL Check_Button

```

```
LCALL Update_Mode  
LJMP Loop
```

```

;-----
; Constants
;-----

;-----
; Memory Allocation
;-----


Num_Lo          EQU 30h
Num_Hi          EQU 31h
Div_0           EQU 32h
Div_1           EQU 33h
Div_2           EQU 34h
Div_3           EQU 35h
Tmp_0           EQU 36h
Tmp_1           EQU 37h ; Num_Lo s/d Tmp_3 adalah variabel
Tmp_2           EQU 38h ; untuk perhitungan aritmatika
Tmp_3           EQU 39h ; 

Present_Value   EQU 3Ah ; variabel utk menyimpan nilai PV (suhu sekarang)
Sec_Tick        EQU 3Bh ; variabel utk counter timer

Ctrl_Status     EQU 3Ch ; 0000 0000b
                      ;      3 3 3  \
                      ;      ^ +Ü^ Upper valve : 0 -> close, 1 -> open
                      ;      ^ ^ Lower Valve : 0 -> close, 1 -> open
                      ;      ^ Water level : 00 -> kosong, 01 -> terisi, 11 ->
penuh           ;      Heater status : 0 -> stop, 1 -> aktif

Timer_Reg       EQU 3Dh ; variabel counter utk menghitung jml pulsa data yang
akan dikirim
Tank_Status     EQU 3Eh ; Status level air : 0 -> kosong, 1 -> terisi, 2 ->
penuh
Dummy           EQU 3Fh ; variabel penampung sementara, serba guna
Set_Point        EQU 40h ; variabel utk menyimpan nilai set point dari kontroler
2
Data_Counter    EQU 41h ; variabel counter utk menghitung jml pulsa data
yang diterima dari kontroler 2
Dummy_2          EQU 42h ; variabel penampung sementara, serba guna

;-----
; Bit Addressable
;-----


SOC              BIT p3.1 ; pin pengontrol ADC start konversi: 0 -> reset, 1 ->
start konversi
EOC              BIT p3.2 ; pin flag/indikator dari ADC bahwa ADC telah selesai
mengkonversi: 1 -> belum selesai, 0 -> sudah selesai
IR_RX            BIT p3.3 ; pin input dari receiver infrared: 0 -> ada data, 1 ->
no data
IR_TX            BIT p2.4 ; pin output untuk transmitter infrared: 0 -> on, 1 ->
off
Heater           BIT p2.5 ; pin output relay heater: 0 -> off, 1 -> on

U_Valve_1        BIT p2.0 ; pin output driver motor utk kran isi (#1)
U_Valve_2        BIT p2.1 ; pin output driver motor utk kran isi (#2)

```

```

; #1 = 1, #2 = 1 : stop motor
; #1 = 0, #2 = 1 : motor putar ke kiri
; #1 = 1, #2 = 0 : motor putar ke kanan

L_Valve_1    BIT    p2.2 ; pin output driver motor utk kran buang (#1)
L_Valve_2    BIT    p2.3 ; pin output driver motor utk kran buang (#2)
; #1 = 1, #2 = 1 : stop motor
; #1 = 0, #2 = 1 : motor putar ke kiri
; #1 = 1, #2 = 0 : motor putar ke kanan

U_Level      BIT    p3.4 ; pin input dari sensor level air (atas): 0 -> tdk
ada air, 1 -> ada air
L_Level      BIT    p3.5 ; pin input dari sensor level air (bawah): 0 ->
tdk ada air, 1 -> ada air

;-----
; Flag / Indicator
;-----

Send_Data_F  BIT    00h   ; 0 -> idle,     1 -> kirim data
Read_ADC_F   BIT    01h   ; 0 -> idle,     1 -> baca ADC
Upper_Valve  BIT    03h   ; 0 -> close,    1 -> open
Lower_Valve  BIT    04h   ; 0 -> close,    1 -> open
Heater_Status BIT    05h   ; 0 -> stop,     1 -> active
Heater_F     BIT    06h   ; 0 -> idle,     1 -> kontroler heater aktif
Data_Type_F  BIT    07h   ; 0 -> data SP,  1 -> data status kontrol
Check_Ctrl_F BIT    08h   ; 0 -> idle,     1 -> cek kontrol

;-----
; Program Reset
;-----

ORG 0000h
LJMP Start

ORG 000Bh      ; vector address untuk timer 0
LJMP Timer_0

ORG 0013h      ; vector address untuk interrupt 1
LJMP Int_1

ORG 001Bh      ; vector address untuk timer 1
LJMP Timer_1

;-----
; Interrupt Service Routine
;-----

; Timer 0 digunakan untuk menghitung 0.5 detik.
; Tiap 0.5 detik kontroler mengirim data PV, 0.5 detik berikutnya
; kontroler mengirim data status kontrol (heater,water level,status kran),
; 0.5 detik kemudian mengirim data PV lagi, dan seterusnya.

Timer_0
PUSH a
PUSH psw
MOV th0,#03Ch ; nilai th0 dan tl0 ini akan menghasilkan

```

```

MOV t10,#0AFh ; penghitungan waktu utk 50.000 us
SETB Read_ADC_F ; pengkonversian / pembacaan ADC diaktifkan
; setiap 50.000 us

INC Sec_Tick ; counter untuk 50.000 us

MOV a,Sec_Tick ; apakah sudah terjadi penghitungan waktu
CJNE a,#10,T0_J1 ; sebanyak 10 x 50.000 us = 500.000 us =
; 500 ms = 0.5 dtk ?

SETB Heater_F ; lakukan pengecekan / pengontrolan heater

CLR ex1

MOV Sec_Tick,#0
CLR et0

CPL Send_Data_F
JB Send_Data_F,T0_J2

MOV Timer_Reg,Present_Value
MOV th0,#0F9h ; timer 0 digunakan utk menghasilkan
MOV t10,#0BDh ; pewaktuan 1100 us (header data PV)
SETB tr1 ; timer 1 diaktifkan
JNB tf0,$
CLR tr1
SETB IR_TX
AJMP T0_J3

T0_J2 MOV Timer_Reg,Ctrl_Status
MOV th0,#0F7h ; timer 0 digunakan utk menghasilkan
MOV t10,#067h ; pewaktuan 1650 us (header data status kontrol)
SETB tr1 ; timer 1 diaktifkan
JNB tf0,$
CLR tr1
SETB IR_TX
T0_J3 CLR tr0
CLR tf0
INC Timer_Reg
T0_J4 MOV th0,#0FDh ; timer 0 digunakan utk menghasilkan
MOV t10,#0A7h ; pewaktuan 600 us (jedah utk tiap data)
SETB tr0
JNB tf0,$
CLR tf0
MOV th0,#0FDh ; timer 0 digunakan utk menghasilkan
MOV t10,#0A7h ; pewaktuan 600 us (lebar 1 pulsa data)
SETB tr1
JNB tf0,$
CLR tr0
CLR tr1
CLR tf0
DJNZ Timer_Reg,T0_J4
MOV th0,#03Ch
MOV t10,#0AFh
SETB tr0
SETB et0

```

```

T0_J1 POP psw
        POP a

;     CLR iel

        SETB ex1
        RETI

; interrupt 1 digunakan untuk menerima input data dan menghitung data
; yang masuk dari receiver infrared

Int_1
        CLR ea
        PUSH a
        PUSH psw
        PUSH t10
        PUSH th0
        MOV Data_Counter,#0
        MOV th0,#0
        MOV t10,#0
        SETB tr0
        JNB IR_RX,$
        CLR tr0
        MOV a,th0
        CJNE a,#0Bh,I1_J2 ; cek apakah data yg masuk = SP ?
        CLR Data_Type_F
        AJMP I1_J5
I1_J2 CJNE a,#0Dh,I1_J1 ; cek apakah data yg masuk = status kontrol
?
        SETB Data_Type_F
I1_J5 MOV th0,#0E0h
        MOV t10,#0
        CLR tf0
        SETB tr0
I1_J3 JB tf0,I1_J4
        JB IR_RX,I1_J3
        JNB IR_RX,$
        INC Data_Counter
        AJMP I1_J5

I1_J4 DEC Data_Counter
        CLR tf0
        CLR tr0

        JB Data_Type_F,I1_J6
        MOV Set_Point,Data_Counter
        SETB Heater_Status
        SETB Heater_F
        AJMP I1_J1

I1_J6 SETB Check_Ctrl_F
        MOV Dummy_2,Data_Counter

I1_J1 CLR iel
        POP th0
        POP t10

```

```

POP    psw
POP    a
SETB   ea
SETB   tr0
RETI

; timer 1 digunakan untuk membangkitkan frekuensi 40 kHz (carrier)

Timer_1
    CPL   IR_TX
    RETI

;-----
; Procedures
;-----

; Ini adalah prosedur untuk setting timer, interrupt, dan nilai awal variabel

Initialize_Data
    MOV    tmod,#21h ; timer 0 -> timer 16 bit, timer 1 -> timer auto reload
    MOV    ie,#8Eh      ; aktifkan interrupt 1, int. timer 0, int. timer 1
    SETB   it1        ; interrupt 1 aktif low edge
    MOV    ip,#0Ch      ; prioritaskan interrupt 1 dan int. timer 1
    MOV    th0,#03Ch    ; timer 0 digunakan utk pewaktuan 50.000 us
    MOV    tl0,#0AFh    ;
    MOV    th1,#0F4h    ; timer 1 digunakan utk pewaktuan 25 us (periode dari 40
kHz)
    MOV    tl1,#0F4h    ;
    MOV    Set_Point,#0  ; nilai set point sementara diisi 0
    CLR    Heater       ; matikan heater
    CLR    Heater_Status ; heater status = mati / off
    CLR    Upper_Valve  ; status kran isi = tutup
    CLR    Lower_Valve  ; status kran buang = tutup
    SETB   tr0        ; nyalakan timer 0
    SETB   IR_TX      ; matikan transmitter IR
    SETB   Read_ADC_F  ; perintahkan prosedur Read_ADC utk membaca ADC
    MOV    Ctrl_Status,#0 ; Status kontrol sementara diisi nilai 0
    RET

;-----
; Div_16 : Routine untuk pembagian
; 32 bit : 16 bit -> 32 bit
;
;          MSB           LSB
; Pembagi -> Num_Hi           Num_Lo
; Bilangan -> Div_3  Div_2  Div_1  Div_0
; Hasil     -> Div_3  Div_2  Div_1  Div_0
;-----

Div_16:

```

```

;This divides the 32 bit OP register by the value supplied
MOV    R7,#0
MOV    R6,#0          ;zero out partial remainder
MOV    Tmp_0,#0
MOV    Tmp_1,#0
MOV    Tmp_2,#0
MOV    Tmp_3,#0
MOV    R1,Num_Hi      ;load divisor
MOV    R0,Num_Lo
MOV    R5,#32          ;loop count

;This begins the loop
Div_loop:
ACALL  Shift_D        ;shift the dividend and return MSB in C
MOV    A,R6            ;shift carry into LSB of partial remainder
RLC    A
MOV    R6,A
MOV    A,R7
RLC    A
MOV    R7,A
JC     can_sub         ; Revisi tgl 20 okt 1998

;now test to see if R7:R6 >= R1:R0
CLR    C
MOV    A,R7            ;subtract R1 from R7 to see if R1 < R7
SUBB  A,R1            ; A = R7 - R1, carry set if R7 < R1
JC     Cant_sub

;at this point R7>R1 or R7=R1
JNZ   Can_sub          ;jump if R7>R1

;if R7 = R1, test for R6>=R0
CLR    C
MOV    A,R6
SUBB  A,R0            ; A = R6 - R0, carry set if R6 < R0
JC     Cant_sub

Can_sub:
;subtract the divisor from the partial remainder
CLR    C
MOV    A,R6
SUBB  A,R0            ; A = R6 - R0
MOV    R6,A
MOV    A,R7
SUBB  A,R1            ; A = R7 - R1 - Borrow
MOV    R7,A
SETB   C               ; shift a 1 into the quotient
AJMP   Quot

Cant_sub:
;shift a 0 into the quotient
CLR    C

Quot:
;shift the carry bit into the quotient
ACALL  Shift_Q

; Test for competition
DJNZ   R5,Div_loop

```

```

; Now we are all done, move the TMP values back into OP
MOV    Div_0,Tmp_0
MOV    Div_1,Tmp_1
MOV    Div_2,Tmp_2
MOV    Div_3,Tmp_3
RET

Shift_D:
;shift the dividend one bit to the left and return the MSB in C
CLR    C
MOV    A,Div_0
RLC    A
MOV    Div_0,A
MOV    A,Div_1
RLC    A
MOV    Div_1,A
MOV    A,Div_2
RLC    A
MOV    Div_2,A
MOV    A,Div_3
RLC    A
MOV    Div_3,A
RET

Shift_Q:
;shift the quotient one bit to the left and shift the C into LSB
MOV    A,Tmp_0
RLC    A
MOV    Tmp_0,A
MOV    A,Tmp_1
RLC    A
MOV    Tmp_1,A
MOV    A,Tmp_2
RLC    A
MOV    Tmp_2,A
MOV    A,Tmp_3
RLC    A
MOV    Tmp_3,A
RET

; prosedur untuk start konversi dan membaca hasil konversi ADC

Read_ADC
JNB   Read_ADC_F,RADC_J1      ; kalau Read_ADC_F = 0, jangan lakukan
                                ; pembacaan ADC
CLR   Read_ADC_F
CLR   SOC                      ; start konversi
MOV   r7,#50                  ;
DJNZ  r7,$                     ;
SETB  SOC                      ;

CLR   ea                       ; matikan semua interrupt
JB    EOC,$                   ; tunggu sampai selesai konversi
SETB  ea                       ; nyalakan interrupt

MOV   a,p1                     ; baca data ADC dari port 1

```

```

MOV b,#100 ; data ADC adalah 0 s/d 255,
; untuk mengubahnya menjadi suhu
; digunakan persamaan :
;      (Data_ADC x 100)
; suhu = -----
;                255

MUL ab
MOV Div_0,a
MOV Div_1,b
MOV Div_2,#0
MOV Div_3,#0
MOV Num_Lo,#255
MOV Num_Hi,#0
LCALL Div_16
MOV Present_Value,Div_0
RADC_J1 RET

; prosedur untuk mengisi nilai variabel kontrol status yg akan dikirimkan
; ke kontroler 2 dengan melakukan pengecekan sensor level air dan bit-bit
; indicator

Check_Ctrl_Status
    MOV Dummy,#0
    MOV Tank_Status,#0
    JNB L_Level,CCS_J5
    MOV Dummy,#4
    MOV Tank_Status,#1
    JNB U_Level,CCS_J5
    MOV Dummy,#12
    MOV Tank_Status,#2
CCS_J5
    JB Upper_Valve,CCS_J1
    ANL Dummy,#0FEh
    AJMP CCS_J3
CCS_J1
    ORL Dummy,#1
CCS_J3
    JB Lower_Valve,CCS_J2
    ANL Dummy,#0FDh
    AJMP CCS_J4
CCS_J2
    ORL Dummy,#2
CCS_J4
    JB Heater_Status,CCS_J6
    ANL Dummy,#0EFh
    AJMP CCS_J7
CCS_J6
    ORL Dummy,#10h
CCS_J7
    MOV Ctrl_Status,Dummy
    RET

; prosedur untuk kontrol heater secara otomatis

Check_Heater
    JB Heater_F,CH_J1 ; apakah boleh melakukan kontrol heater ?
    RET
CH_J1 CLR Heater_F
    JB Heater_Status,CH_J2 ; apakah status heater stop / aktif ?
    RET ; kalau aktif, lakukan pengecekan suhu
CH_J2 MOV a,Present_Value
    MOV b,Set_Point

```

```

CJNE a,b,CH_J3 ; apakah suhu sekarang = set point ?

CH_J4 CLR Heater ; kalau sama, matikan
RET
CH_J3 JNC CH_J4 ; kalau lebih besar, matikan

SETB Heater ; kalau lebih kecil, nyalakan
RET

; prosedur untuk membuka kran isi

Open_Upper_Valve
CLR ea
CLR tr0
SETB U_Valve_1 ; nyalakan motor
CLR U_Valve_2 ;

MOV r7,#200 ;
OUV_J2 MOV r6,#250 ;
OUV_J1 MOV r5,#20 ; Ini adalah delay lama motor
DJNZ r5,$ ; berputar
DJNZ r6,OUV_J1 ;
DJNZ r7,OUV_J2 ;

SETB U_Valve_1 ; matikan motor
SETB U_Valve_2 ;
CLR iel
SETB tr0
SETB ea
RET

; prosedur untuk menutup kran isi

Close_Upper_Valve
CLR ea
CLR tr0
CLR U_Valve_1 ; nyalakan motor
SETB U_Valve_2 ;

MOV r7,#200 ;
CUV_J2 MOV r6,#250 ;
CUV_J1 MOV r5,#20 ; Ini adalah delay lama motor
DJNZ r5,$ ; berputar
DJNZ r6,CUV_J1 ;
DJNZ r7,CUV_J2 ;

SETB U_Valve_1 ; matikan motor
SETB U_Valve_2 ;
CLR iel
SETB tr0
SETB ea
RET

; prosedur untuk membuka kran buang

Open_Lower_Valve
CLR ea

```

```

CLR tr0
SETB L_Valve_1 ; nyalakan motor
CLR L_Valve_2 ;

MOV r7,#200 ;
OLV_J2 MOV r6,#250 ;
OLV_J1 MOV r5,#20 ; Ini adalah delay lama motor
DJNZ r5,$ ; berputar
DJNZ r6,OLV_J1 ;
DJNZ r7,OLV_J2 ;

SETB L_Valve_1 ; matikan motor
SETB L_Valve_2 ;
CLR iel
SETB tr0
SETB ea
RET

```

; prosedur untuk menutup kran buang

```

Close_Lower_Valve
CLR ea
CLR tr0
CLR L_Valve_1 ; nyalakan motor
SETB L_Valve_2 ;

MOV r7,#200 ;
CLV_J2 MOV r6,#250 ;
CLV_J1 MOV r5,#20 ; Ini adalah delay lama motor
DJNZ r5,$ ; berputar
DJNZ r6,CLV_J1 ;
DJNZ r7,CLV_J2 ;

SETB L_Valve_1 ; matikan motor
SETB L_Valve_2 ;
CLR iel
SETB tr0
SETB ea
RET

```

; prosedur pengecekan / pengontrol pembukaan / penutupan kran secara otomatis

```

Valve_Ctrl
MOV a,Tank_Status
CJNE a,#0,VC_J1 ; kalau air kosong, lakukan :
CLR Heater_Status ;
CLR Heater ; 1. matikan heater
JNB Lower_Valve,VC_J2 ; 2. tutup kran buang (kalau masih terbuka)
CLR Lower_Valve ; 3. buka kran isi (kalau tertutup)
LCALL Close_Lower_Valve
VC_J2 JB Upper_Valve,VC_J3
SETB Upper_Valve
LCALL Open_Upper_Valve
VC_J3 RET

VC_J1 CJNE a,#2,VC_J3
JNB Upper_Valve,VC_J3

```

```

CLR Upper_Valve
LCALL Close_Upper_Valve
RET

; prosedur pengecekan / pengontrol pembukaan / penutupan kran
; yang dikontrol manual dari kontroler 2

Check_Valve_Ctrl
    JB Check_Ctrl_F,CVC_J1      ; apakah ada pengontrolan manual ?
    RET                      ; (ada data kontrol status yg masuk)
CVC_J1    CLR Check_Ctrl_F
MOV a,Dummy_2
ANL a,#1
CJNE a,#1,CVC_J2
JB Upper_Valve,CVC_J3      ; buka kran isi
SETB Upper_Valve
LCALL Open_Upper_Valve
AJMP CVC_J3
CVC_J2    CJNE a,#0,CVC_J3
JNB Upper_Valve,CVC_J3      ; tutup kran isi
CLR Upper_Valve
LCALL Close_Upper_Valve

CVC_J3    MOV a,Dummy_2
ANL a,#2
CJNE a,#2,CVC_J4
JB Lower_Valve,CVC_J5      ; buka kran buang
SETB Lower_Valve
LCALL Open_Lower_Valve
AJMP CVC_J5
CVC_J4    CJNE a,#0,CVC_J5
JNB Lower_Valve,CVC_J5      ; tutup kran buang
CLR Lower_Valve
LCALL Close_Lower_Valve
CVC_J5
RET

;-----
; Main Program
;-----

Start
    LCALL Initialize_Data

Loop
    LCALL Read_ADC
    LCALL Check_Ctrl_Status
    LCALL Check_Heater
    LCALL Valve_Ctrl
    LCALL Check_Valve_Ctrl
    AJMP Loop

```

## **LAMPIRAN C**

## 2.4 Instruction Outline

Table 5 List of instructions

Instruction	Code										Function	Execution time
	RS	MW	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>		
(1) Display clear	0	0	0	0	0	0	0	0	0	1	Clears all display and returns cursor to home position (address 0)	1.64 ms
(2) Cursor Home	0	0	0	0	0	0	0	0	1	*	Returns cursor to home position. Shifted display returns to home position and DD RAM contents do not change.	1.64 ms
(3) Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets direction of cursor movement and whether display will be shifted when data is written or read	40 µs
(4) Display ON / OFF control	0	0	0	0	0	0	1	0	C	B	Turns ON/OFF total display (D) and cursor (C), and makes cursor position column start blinking (B)	40 µs
(5) Cursor/Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves cursor and shifts display without changing DD RAM contents	40 µs
(6) Function Set	0	0	0	0	1	DL	1	*	*	*	Sets interface data length (DL)	40 µs
(7) CG RAM Address Set	0	0	0	1	Acc				Sets CG RAM address to start transmitting or receiving CG RAM data			
(8) DD RAM Address Set	0	0	1	Add				Sets DD RAM address to start transmitting or receiving DD RAM data				40 µs
(9) BF/Address Read	0	1	BF	AC				Reads BF indicating module in internal operation and AC counter (used for both CG RAM and DD RAM)				0 µs
(10) Data Write to CG RAM or DD RAM	1	0	Write Data				Writes data into DD RAM or CG RAM				40 µs	
(11) Data Read from CG RAM or DD RAM	1	1	Read Data				Reads data from DD RAM or CG RAM				40 µs	

\* : Invalid bit

I/D = 1 : Increment

C = 1 : Cursor ON

R/L = 1 : Right shift

Acc : CG RAM address

I/D = 0 : Decrement

C = 0 : Cursor OFF

R/L = 0 : Left shift

Add : DD RAM address

S = 1 : Display shift

B = 1 : Blink ON

DL = 1 : 8 bits

S = 0 : No display shift

B = 0 : Blink OFF

DL = 0 : 4 bits

D = 1 : Display ON

S/C = 1 : Display shift

BF = 1 : Internal operation in progress

D = 0 : Display OFF

S/C = 0 : Cursor movement

BF = 0 : Instruction can be accepted

Table 3 Correspondence between character codes and character patterns

Upper bit 4 bit Lower bit 4 bit	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)		◎	◎	P	↑	P		↑	↑	◎	●	●
xxxx0001	(2)	↓	1	A	Q	a	q	a	P	↑	4	▲	▲
xxxx0010	(3)	↑	2	B	R	b	r	F	↑	9	×	●	●
xxxx0011	(4)	■	3	C	S	c	s	J	↑	6	€	€	€
xxxx0100	(5)	✿	4	D	T	d	t	↓	1	K	↑	■	■
xxxx0101	(6)	✖	5	E	U	e	u	↓	↑	1	○	○	○
xxxx0110	(7)	✖	6	F	U	f	u	↑	1	2	●	●	●
xxxx0111	(8)	✖	7	G	W	g	w	↑	2	3	●	●	●
xxxx1000	(1)	✖	8	H	X	h	x	↓	3	4	○	○	○
xxxx1001	(2)	✖	9	I	Y	i	y	↑	4	5	●	●	●
xxxx1010	(3)	✖	10	J	Z	j	z	↑	5	6	●	●	●
xxxx1011	(4)	✖	11	K	K	k	k	↓	6	7	○	○	○
xxxx1100	(5)	✖	12	L	M	l	m	↓	7	8	○	○	○
xxxx1101	(6)	.....	13	M	M	m	m	↓	8	9	●	●	●
xxxx1110	(7)	..	14	N	N	n	n	↓	9	10	●	●	●
xxxx1111	(8)	✓	15	O	O	o	o	↓	10	11	●	●	●

## **BIODATA**

## BIODATA



Nama : HARTONO RAHARDJO  
Nrp : 5103094049  
Nirm : 94.7.003.31073.06051  
Alamat : KALIJUDAN INDAH P-7  
SURABAYA  
Tempat / Tanggal lahir : LUMAJANG, 18 MEI 1976  
Agama : KATOLIK

### Riwayat Pendidikan :

Lulus SD Kristen Aletheia, Lumajang tahun 1988.

Lulus SMP Katolik Bhara Widya, Lumajang tahun 1991.

Lulus SMA Katolik Mgr Soegijapranata, Lumajang tahun 1994.

Mahasiswa Universitas Katolik Widya Mandala Fakultas Teknik Jurusan Teknik Elektro, Surabaya, Angkatan 1994.